What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in  order to prevent two devices from trying to use it at the same time?
a. Bus control
b. Interrupts
c. Bus arbitration
d. Status
by

1 Answer

Answer :

c. Bus arbitration
by

Related questions

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? A) Bus control B) Interrupts C) Bus arbitration D) Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? A) Bus control B) Interrupts C) Bus arbitration D) Status

Last Answer : Answer : C

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Last Answer : c. Bus arbitration

n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Description : n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Last Answer : a) NMI

8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Description : 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Last Answer : a) 8

In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low. a) A0, CS, RD & A0, WR, CS. b) CS, WR, A0 & A0, CS, RD c) A0, RD & WR, CS d) CS, RD & A0, CS.

Description : In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low. a) A0, CS, RD & A0, WR, CS. b) CS, WR, A0 & A0, CS, RD c) A0, RD & WR, CS d) CS, RD & A0, CS.

Last Answer : c) A0, RD & WR, CS

One of the main feature that distinguish microprocessors from micro-computers is a. Words are usually larger in microprocessors b. Words are shorter in microprocessors c. Microprocessor does not contain I/O devices d. Exactly the same as the machine cycle time

Description : One of the main feature that distinguish microprocessors from micro-computers is a. Words are usually larger in microprocessors b. Words are shorter in microprocessors c. Microprocessor does not contain I/O devices d. Exactly the same as the machine cycle time

Last Answer : c. Microprocessor does not contain I/O devices

A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

What does microprocessor speed depends on? a) Clock b) Data bus width c) Address bus width

Description : What does microprocessor speed depends on? a) Clock b) Data bus width c) Address bus width

Last Answer : c) Address bus width

In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

Which system communicates with the outside word via the I/O devices interfaced to it: a. Microprocessor b. Microcomputer c. Digital computer d. All of these

Description : Which system communicates with the outside word via the I/O devices interfaced to it: a. Microprocessor b. Microcomputer c. Digital computer d. All of these

Last Answer : b. Microcomputer

How many interrupts does 8085 have, mention them

Description : How many interrupts does 8085 have, mention them

Last Answer : The 8085 has 5 interrupt signals; they are INTR, RST7.5, RST6.5, RST5.5 and TRAP

Explain priority interrupts of 8085.

Description : Explain priority interrupts of 8085.

Last Answer : The 8085 microprocessor has five interrupt inputs. They are TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR. These interrupts have a fixed priority of interrupt service. If two or more interrupts go ... 8085 is shown in the table. Interrupts Priority TRAP RST 7.5 RST 6.5 RST 5.5 INTR

Interrupts which are initiated by an I/O drive are a. internal b. external c. software d. all of above

Description : Interrupts which are initiated by an I/O drive are a. internal b. external c. software d. all of above

Last Answer : b. external

Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software r

Description : Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

Last Answer : b. external

Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

Description : Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

Last Answer : d. software

The number of software interrupts in 8085 is ____ a) 5 b) 8

Description : The number of software interrupts in 8085 is ____ a) 5 b) 8

Last Answer : b) 8

Which is used to store critical pieces of data during subroutines and interrupts: a. Stack b. Queue c. Accumulator d. Data register

Description : Which is used to store critical pieces of data during subroutines and interrupts: a. Stack b. Queue c. Accumulator d. Data register

Last Answer : a. Stack

In 8086, Example for Non maskable interrupts are a) Trapb) RST6.5 c) INTR

Description : In 8086, Example for Non maskable interrupts are a) Trapb) RST6.5 c) INTR

Last Answer : a) Trap

What is meant by Maskable interrupts? a) An interrupt which can never be turned off. b) An interrupt that can be turned off by the programmer. c) none

Description : What is meant by Maskable interrupts? a) An interrupt which can never be turned off. b) An interrupt that can be turned off by the programmer. c) none

Last Answer : b) An interrupt that can be turned off by the programmer.

What are software interrupts? a) RST 0 - 7 b) RST 5.5 - 7.5 c) INTR, TRAP

Description : What are software interrupts? a) RST 0 - 7 b) RST 5.5 - 7.5 c) INTR, TRAP

Last Answer : a) RST 0

What are level Triggering interrupts? a) INTR&TRAP b)RST6.5&RST5.5 c)RST7.5&RST6.5

Description : What are level Triggering interrupts? a) INTR&TRAP b)RST6.5&RST5.5 c)RST7.5&RST6.5

Last Answer : b)RST6.5&RST5.5

Which of the following is hardware interrupts? a) RST5.5, RST6.5, RST7.5 b) INTR, TRAP c) a & b

Description : Which of the following is hardware interrupts? a) RST5.5, RST6.5, RST7.5 b) INTR, TRAP c) a & b

Last Answer : c) a & b

Current SIMMs have either … or … connectors (pins) a. 9 or 32 b. 30 or 70 c. 28 or 72 d. 30 or 72

Description : Current SIMMs have either … or … connectors (pins) a. 9 or 32 b. 30 or 70 c. 28 or 72 d. 30 or 72

Last Answer : d. 30 or 72

State the functions of following pins of 8085 1) SOD 2) HLDA

Description : State the functions of following pins of 8085 1) SOD 2) HLDA

Last Answer : 1) SOD: Serial Output data SOD pin is used to transmit data serially from accumulator to the external devices connected to the pin.  2) HLDA: Microprocessor generates HLDA signal to acknowledge requesting device after HOLD signal.

To prevent another master from taking over the bus during a critical operation, the 486 can assert its _____signal. a) LOCK# or PLOCK# b) HOLD or BOFF c) HLDA d) HOLD

Description : To prevent another master from taking over the bus during a critical operation, the 486 can assert its _____signal. a) LOCK# or PLOCK# b) HOLD or BOFF c) HLDA d) HOLD

Last Answer : a) LOCK# or PLOCK#

The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Description : ____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Last Answer : d) none

List the four instructions which control the interrupt structure of the 8085 microprocessor.

Description : List the four instructions which control the interrupt structure of the 8085 microprocessor.

Last Answer : • DI ( Disable Interrupts ) • EI ( Enable Interrupts ) • RIM ( Read Interrupt Masks ) • SIM ( Set Interrupt Masks )

How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

Which is the components of microprocessor: a. Register unit b. Arithmetic and logical unit c. Timing and control unit d. All of these

Description : Which is the components of microprocessor: a. Register unit b. Arithmetic and logical unit c. Timing and control unit d. All of these

Last Answer : d. All of these

The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Description : The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Last Answer : b. microprocessor

A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Description : A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Last Answer : c. Main memory

Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit d. All of these

Description : Which is the microprocessor comprises: a. Register section b. One or more ALU c. Control unit d. All of these

Last Answer : d. All of these

The purpose of the microprocessor is to control ______

Description : The purpose of the microprocessor is to control ______  A. memory B. switches C. processing D. tasks

Last Answer : The purpose of the microprocessor is to control memory 

What is meant by Bus arbitration?

Description : What is meant by Bus arbitration?

Last Answer : It is a way of sharing the computer’s data transferring channels in an optimal way so that faster devices won’t have to wait to be able to transfer and the slower devices will have a chance to transfer as well

A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : d. Process description

8085 microprocessor has ............. hardware interrupts. (A) 2 (B) 3 (C) 4 (D) 5

Description : 8085 microprocessor has ............. hardware interrupts. (A) 2 (B) 3 (C) 4 (D) 5

Last Answer : (D) 5

Which of the following are the two main components of the CPU? a. Control unit and registers b. Registers and main memory c. Control Unit and ALU d. ALU and bus

Description : Which of the following are the two main components of the CPU? a. Control unit and registers b. Registers and main memory c. Control Unit and ALU d. ALU and bus

Last Answer : c. Control Unit and ALU

What type of architecture is used in 8085 microprocessor?

Description : What type of architecture is used in 8085 microprocessor?

Last Answer : Ans- INTEL 8085 is a 8-bit microprocessor. It's based on Von-Neumann architecture in which the data and instructions are in the same memory space without any distinction between them. Data line: 8-bits--Can ... of data at a time. Address line: 16-bits--Can address upto 2^16(64KB) of address space.

System Bus Contains: a. Address Bus b. Data Bus c. Control Bus d. All of these

Description : System Bus Contains: a. Address Bus b. Data Bus c. Control Bus d. All of these

Last Answer : d. All of these

Which of the following is used for manufacturing chips? a. Control bus b. Control unit c. Parity unit d. Semiconductor

Description : Which of the following is used for manufacturing chips? a. Control bus b. Control unit c. Parity unit d. Semiconductor

Last Answer : d. Semiconductor

Which is used for manufacturing chips? a. Bus b. Control unit c. Semiconductors d. A and b only

Description : Which is used for manufacturing chips? a. Bus b. Control unit c. Semiconductors d. A and b only

Last Answer : c. Semiconductors

The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Description : The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Last Answer : a. DMA acknowledge signal

The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Description : The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Last Answer : a. Address bus

Which bus plays a crucial role in I/O: a. System bus b. Control bus c. Address bus d. Both A and B

Description : Which bus plays a crucial role in I/O: a. System bus b. Control bus c. Address bus d. Both A and B

Last Answer : b. Control bus

Which is not the control bus signal: a. READ b. WRITE c. RESET

Description : Which is not the control bus signal: a. READ b. WRITE c. RESET

Last Answer : c. RESET

Which bus transfer singles from the CPU to external device and others that carry singles from external device to the CPU: a. Control bus b. Data bus c. Address bus d. None of these

Description : Which bus transfer singles from the CPU to external device and others that carry singles from external device to the CPU: a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : a. Control bus

CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Description : CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : b. Data bus

Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Description : Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Last Answer : b. Address bus

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select