The propagation delay in a CMOS inverter is

The propagation delay in a CMOS inverter is 

(A) proportional to (W/L) ratio 

(B) inversely proportional to (W/L) ratio 

(C) independent of (W/L) ratio 

(D) depends only on W
by

1 Answer

Answer :

The propagation delay in a CMOS inverter is inversely proportional to (W/L) ratio 

by

Related questions

What is the propagation delay of a logic gate?

Description : What is the propagation delay of a logic gate?

Last Answer : The application input pulse and the occurrence of resulting output pulse is called propagation delay of logic gate.

The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Description : The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Last Answer : Ans: A The digital logic family which has the lowest propagation delay time is ECL (Lowest propagation delay time is possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated).

What are the advantages of CMOS over NMOS?

Description : What are the advantages of CMOS over NMOS?

Last Answer : Advantages of CMOS technology over NMOS are as follows. Very low static power consumption Reduce the complexity of the circuit High density of logic functions on a chip Low static power consumption High noise immunity

How to manufacture the CMOS inverter?

Description : How to manufacture the CMOS inverter?

Last Answer : Ans-It can be made by using pmos and cmos in series. Both gate are connected together and act as input. Source of pmos is connected to supply. drain of pmos is connected to drain of nmosand it serves as output. source of nmos is grounded.

Draw CMOS inverter characteristic and explain it.

Description : Draw CMOS inverter characteristic and explain it.

Last Answer : Characteristics: The characteristics of CMOS inverter depend on the charging and discharging of the load capacitance CL through the PMOS and NMOS transistors respectively. The finite time taken for this charging ... pass from input to output High-to-low delay (tdf) Low-to-high delay (tdr)

In a CMOS inverter, the dynamic power dissipation

Description : In a CMOS inverter, the dynamic power dissipation  (A) decreases with power supply voltage  (B) increases with power supply voltage  (C) is independent of power supply voltage  (D) is zero

Last Answer : In a CMOS inverter, the dynamic power dissipation  increases with power supply voltage 

What is Propagation Delay ?

Description : What is Propagation Delay ?

Last Answer : The time required for the flow of signals in a logic gate or circuit is called Propagation delay .

________ dispersion is caused by the difference in the propagation times of light rays that take different paths down a fiber. a. Material dispersion b. Wavelength dispersion c. Modal dispersion d. Delay dispersion

Description : ________ dispersion is caused by the difference in the propagation times of light rays that take different paths down a fiber. a. Material dispersion b. Wavelength dispersion c. Modal dispersion d. Delay dispersion

Last Answer : c. Modal dispersion

What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Description : What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Last Answer : A. 256 msec

The round-trip propagation delay between two earth stations through a geosynchronous satellite is A. 500 to 600 ms B. 300 to 400 ms C. 600 to 700 ms D. 400 to 500 ms

Description : The round-trip propagation delay between two earth stations through a geosynchronous satellite is A. 500 to 600 ms B. 300 to 400 ms C. 600 to 700 ms D. 400 to 500 ms

Last Answer : A. 500 to 600 ms

The total propagation delay time from transmission to reception of signals from a ground transmitter to ground receiver with angle of elevation at 10 degrees respectively is A. 273 ms B. 239 ms C. 275 ms D. 260 ms

Description : The total propagation delay time from transmission to reception of signals from a ground transmitter to ground receiver with angle of elevation at 10 degrees respectively is A. 273 ms B. 239 ms C. 275 ms D. 260 ms

Last Answer : A. 273 ms

The maximum propagation delay of a geostationary satellite is A. 278 ms B. 239 ms C. 300 ms D. 250 ms

Description : The maximum propagation delay of a geostationary satellite is A. 278 ms B. 239 ms C. 300 ms D. 250 ms

Last Answer : A. 278 ms

What is the minimum propagation delay of a geostationary satellite? A. 278 ms B. 239 ms C. 300 ms D. 600 ms

Description : What is the minimum propagation delay of a geostationary satellite? A. 278 ms B. 239 ms C. 300 ms D. 600 ms

Last Answer : B. 239 ms

What do you call the phenomenon in digital circuits that describe the duration of time a digital signal passes a circuit? A. Transmission time B. Elapsed time C. Propagation delay D. Travel delay

Description : What do you call the phenomenon in digital circuits that describe the duration of time a digital signal passes a circuit? A. Transmission time B. Elapsed time C. Propagation delay D. Travel delay

Last Answer : C. Propagation delay

The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Description : The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Last Answer : b) 262.5

Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Description : Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Last Answer : d. 256

A sender uses the Stop-and-Wait ARQ protocol for reliable transmission of frames. Frames are of size 1000 bytes and the transmission rate at the sender is 80 Kbps (1Kbps = 1000 bits/second). Size of an acknowledgement is 100 bytes and the transmission rate at the receiver is 8 Kbps. The one-way propagation delay is 100 milliseconds. Assuming no frame is lost, the sender throughput is __________ bytes/second. a. 2500 b. 2000 c. 1500 d. 500

Description : A sender uses the Stop-and-Wait ARQ protocol for reliable transmission of frames. Frames are of size 1000 bytes and the transmission rate at the sender is 80 Kbps (1Kbps = 1000 bits/second). Size of ... is lost, the sender throughput is __________ bytes/second. a. 2500 b. 2000 c. 1500 d. 500

Last Answer : a. 2500

Which of the following statements is TRUE about CSMA/CD a. IEEE 802.11 wireless LAN runs CSMA/CD protocol b. Ethernet is not based on CSMA/CD protocolc. CSMA/CD is not suitable for a high propagation delay network like satellite network d. There is no contention in a CSMA/CD network

Description : Which of the following statements is TRUE about CSMA/CD a. IEEE 802.11 wireless LAN runs CSMA/CD protocol b. Ethernet is not based on CSMA/CD protocol c. CSMA/CD is not suitable for a high propagation delay network like satellite network d. There is no contention in a CSMA/CD network

Last Answer : CSMA/CD is not suitable for a high propagation delay

Suppose the round trip propagation delay for a 10 Mbps Ethernet having 48-bit jamming signal is 46.4 ms. The minimum frame size is a. 94 b. 416 c. 464

Description : Suppose the round trip propagation delay for a 10 Mbps Ethernet having 48-bit jamming signal is 46.4 ms. The minimum frame size is a. 94 b. 416 c. 464

Last Answer : c. 464

The distance between two stations M and N is L kilometers. All frames are K bits long. The propagation delay per kilometer is t seconds. Let R bits/second be the channelcapacity. Assuming that processing delay is negligible, the minimum number of bits for the sequence number field in a frame for maximum utilization, when the sliding window protocol used is: a. A b. B c. C d. D

Description : The distance between two stations M and N is L kilometers. All frames are K bits long. The propagation delay per kilometer is t seconds. Let R bits/second be the channel capacity. Assuming that processing ... maximum utilization, when the sliding window protocol used is: a. A b. B c. C d. D

Last Answer : c. C

In a token ring network the transmission speed is 10^7 bps and the propagation speed is 200 metres/micro second. The 1- bit delay in this network is equivalent to: a. 500 metres of cable. b. 200 metres of cable. c. 20 metres of cable. d. 50 metres of cable

Description : In a token ring network the transmission speed is 10^7 bps and the propagation speed is 200 metres/micro second. The 1- bit delay in this network is equivalent to: a. 500 metres of cable. b. 200 metres of cable. c. 20 metres of cable. d. 50 metres of cable

Last Answer : c. 20 metres of cable.

Define propagation delay.

Description : Define propagation delay.

Last Answer : A propagation delay is the time required to change the output after the application of the input.

What is propagation delay?

Description : What is propagation delay?

Last Answer : Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

In digital ICs, Schottky transistors are preferred over normal transistors because of their (A) Lower Propagation delay. (B) Higher Propagation delay. (C) Lower Power dissipation. (D) Higher Power dissipation.

Description : In digital ICs, Schottky transistors are preferred over normal transistors because of their (A) Lower Propagation delay. (B) Higher Propagation delay. (C) Lower Power dissipation. (D) Higher Power dissipation.

Last Answer : Ans: A Lower propagation delay as shottky transistors reduce the storage time delay by preventing the transistor from going deep into saturation.

Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

The following logic families have their propagation delay. Arrange them from lowest propagation delay to

Description : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Last Answer : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10

Description : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

Last Answer : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is 12.67 MHz

TTL logic family is most popularly used industries because it

Description : TTL logic family is most popularly used industries because it  1.provides greater operating speed 2.has a good fan in & fan out 3.has easy interface with other digital circuitry 4.all the above 

Last Answer : It is a basically a bipolar circuit which has TTL band hate fan fan out

An increase in gate’s fan-out

Description : An increase in gate’s fan-out  (A) increases the propagation delay  (B) decreases the propagation delay  (C) have no effect on the propagation delay  (D) all are incorrect

Last Answer : An increase in gate’s fan-out increases the propagation delay 

In similar sized NMOS and PMOS transistor, NMOS is ____ than PMOS

Description : In similar sized NMOS and PMOS transistor, NMOS is ____ than PMOS (A) Faster (B) Slower (C) Same speed (D) None of the above

Last Answer : In similar sized NMOS and PMOS transistor, NMOS is Faster  than PMOS

Why do we use VLSI?

Description : Why do we use VLSI?

Last Answer : VLSI is Very Large Scale Integration. VLSI is very useful for compact design. More functionalities in smaller size. VLSI IC have small power consumption as compared to discrete components circuit. VLSI can be use for different functions in compact size.

What do you mean by LSI?

Description : What do you mean by LSI?

Last Answer : large-scale integration (LSI) term usually used to describe the level of integration at which entire integrated circuits can be placed on a single chip. An integrated circuit made of hundreds to thousands of transistors.

What do you mean by VHDL?

Description : What do you mean by VHDL?

Last Answer : VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.

explain skin effect in copper interconnects. what are the various ways of reducing this effect?

Description : explain skin effect in copper interconnects. what are the various ways of reducing this effect?

Last Answer : Skin effect generally observed in ac conductor in transmission network, in skin the current flowing through outer layer of conductor is more than iner area of conductor thus we can say the ... for reducing this effect we can use boundel conductor or used hollow conductor for power transmission

list the product names which have Integrated circuit.

Description : list the product names which have Integrated circuit.

Last Answer : list of products which have Integrated circuit. Mobile phone Calculator Printers Scanners Radio devices ... etc. These are some products name which have integrated circuit.

why vlsi is important in modern days ?

Description : why vlsi is important in modern days ?

Last Answer : Because the use of VLSI is increasing in modern days. Technology is getting advanced day by day. More and more features are adding in small chips.

How long does a CMOS battery last?

Description : How long does a CMOS battery last?

Last Answer : I’m not an expert, but I stayed at a Holiday . . . I’ve replaced a CMOS battery after five years. My option is something else is going on overclocking, beepin, video card. Time to take it to the computer doctor.

Does anyone have experience cleaning the CMOS-chip of his camera?

Description : Does anyone have experience cleaning the CMOS-chip of his camera?

Last Answer : Vacuum cleaner ONLY.

What is the full form of CMOS ?

Last Answer : Complementary Metal Oxide Semiconductor.

what does a cmos digital camera do?

Description : what does a cmos digital camera do?

Last Answer : Cmos digital cameras can do quite a few things. This URL address tells you everything that there is about Cmos digital cameras and how everything works.

What are the benefits of a cmos digital camera?

Description : What are the benefits of a cmos digital camera?

Last Answer : As a cmos camera can refer to many different types of cameras, it's hard to answer this. Mainly, cmos cameras are less expensive to manufactiure, resulting in cheaper cameras in general. That's about all I can tell you, sorry!

Information travels between components on the mother board 1 through1) Flash memory 2) CMOS 3)Bays 4) Buses 5) Peripherals

Description : Information travels between components on the mother board 1 through1) Flash memory 2) CMOS 3)Bays 4) Buses 5) Peripherals

Last Answer : Answer :4

What CMOS Transistor?

Description : What CMOS Transistor?

Last Answer : Ans-CMOS-->>Complementary Metal Oxide Semiconductor Complementary metal-oxide-semiconductor (CMOS) is a major class of integrated circuits. CMOS technology is used in chips such as microprocessors ... CMOS transistor as announced by IBM and Intel for the 45 nanometer node and beyond

explain with neat diagrams the various CMOS fabrication

Description : explain with neat diagrams the various CMOS fabrication

Last Answer : technology P-well process (4) N-well process (4) Silicon-On-Insulator Process (4) Twin- tub Process (4)

Define Threshold voltage in CMOS?

Description : Define Threshold voltage in CMOS?

Last Answer : The Threshold voltage, VT for a MOS transistor can be defined as the voltage applied between the gate and the source of the MOS transistor below which the drain to source current, IDS effectively drops to zero.

Compare between CMOS and bipolar technologies.

Description : Compare between CMOS and bipolar technologies.

Last Answer : o CMOS Technology Bipolar technology o Low static power dissipation o High input impedance (low drive current) o Scalable threshold voltage o High noise margin o High packing density o High delay sensitivity to load (fanout limitations) o Low output drive current o Low gm (gm Vin)

What are the advantages of CMOS process?

Description : What are the advantages of CMOS process?

Last Answer : Low Input Impedance Low delay Sensitivity to load.

What are the advantages of CMOS process?

Description : What are the advantages of CMOS process?

Last Answer : Low power Dissipation High Packing density Bi directional capability