A ______ Instruction at the end of interrupt service program takes the execution back to the

A ______ Instruction at the end of interrupt service program takes the execution back to the interrupted program. 

 (a) Forward (b) Return (c) Data (d) Line 
by

1 Answer

Answer :

A Return Instruction at the end of interrupt service program takes the execution back to the interrupted program.

by

Related questions

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

Description : A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

Last Answer : Answer : D

What do you call a program in execution? a) Command b) Process c) Task d) Instruction

Description : What do you call a program in execution? a) Command b) Process c) Task d) Instruction

Last Answer : Answer: b Explanation: Option Process is correct. A program is a set of instructions. A program in execution is called a process

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : All of above

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Description : The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Last Answer : c) Program Counter

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : d. All of above

Match the following mechanisms for interrupting the execution of a process and their uses. i) Interrupt a) Call to an operating system function ii) Trap b) Reaction to an asynchronous external event iii) Supervisor Call c) Handling of a error or an exception condition A) i-a, ii-b, iii-c B) i-c, ii-a, iii-b C) i-b, ii-c, iii-a D) i-a, ii-c, iii-b

Description : Match the following mechanisms for interrupting the execution of a process and their uses. i) Interrupt a) Call to an operating system function ii) Trap b) Reaction to an asynchronous external event iii) Supervisor Call c) Handling of a error ... -a, iii-b C) i-b, ii-c, iii-a D) i-a, ii-c, iii-b

Last Answer : C) i-b, ii-c, iii-a

is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Description : is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Last Answer : c. Both

Interrupt which arises from illegal or erroneous use of an instruction or data is (A) Software interrupt (B) Internal interrupt (C) External interrupt (D) All of the above

Description : Interrupt which arises from illegal or erroneous use of an instruction or data is (A) Software interrupt (B) Internal interrupt (C) External interrupt (D) All of the above

Last Answer : (B) Internal interrupt

System calls are usually invoked by using: (A) A privileged instruction (B) An indirect jump (C) A software interrupt (D) Polling

Description : System calls are usually invoked by using: (A) A privileged instruction (B) An indirect jump (C) A software interrupt (D) Polling

Last Answer : (C) A software interrupt

Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also doubled. Further, consider that a normal instruction takes one micro second, but if a page fault occurs, it takes 2001 micro seconds. If a program takes 60 sec to run, during which time it gets 15000 page faults, how long would it take to run if twice as much memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Description : Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also ... memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Last Answer : Answer: C Explanation: T = Ninstr x 1µs + 15,000 x 2,000 µs = 60s Ninstr x 1µs = 60,000,000 µs - 30,000,000 µs = 30,000,000 µs Ninstr = 30,000,000 The number of instruction ... doesn't mean that the program runs twice as fast as on the first system. Here, the performance increase is of 25%.

ACALL instruction allows specifying ______address in the instruction and calling subroutine within ______ program memory block. a) 2byte, 3K b) 11bit, 2K c) 9bit, 2K d) 1byte, 3K

Description : ACALL instruction allows specifying ______address in the instruction and calling subroutine within ______ program memory block. a) 2byte, 3K b) 11bit, 2K c) 9bit, 2K d) 1byte, 3K

Last Answer : c) 9bit, 2K

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

Description : The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

Last Answer : b. Execution time

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Description : Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Last Answer : ce. Both

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Description : Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Last Answer : d. Microinstraction Sequencing

Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Description : Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Last Answer : c. Instruction cache

state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Description : state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Last Answer : a. Major

Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics (a set of letters) and the code must be assembled into machine language for execution d) All of the Above e) None of These

Description : Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics ... be assembled into machine language for execution d) All of the Above e) None of These

Last Answer : e) None of These

The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

Description : The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

Last Answer : 3) Multiprocessing

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

What are the five steps in MIPS instruction execution?

Description : What are the five steps in MIPS instruction execution?

Last Answer : 1. Fetch instruction from memory. 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously. 3. Execute the operation or calculate an address. 4. Access an operand in data memory. 5. Write the result into a register.

AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

Description : AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

Last Answer : architecture of embedded system consists of

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Description : If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

In an 8085 microprocessor, after the execution of XRA A instruction

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

The Complement Accumulator (CMA) instruction of 8085 processor on execution affects...

Description : The Complement Accumulator (CMA) instruction of 8085 processor on execution affects a. Zero Flag b. Sign Flag c. Carry Flag d. None of the flags

Last Answer : B

Instruction execution.

Last Answer : Instruction execution has 5 basic stages:1. Fetch instruction:The task of reading the next instruction from memory into the instruction register.2. Decode instruction:The task of determining what operation ... into an appropriate register.5. Store results:The task of writing a register into memory.

The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

The interrupt vector table of 80386 has been allocated ______ space starting from _______ to _______. a) 1Kbyte, 00000H, 003FFH b) 2Kbyte, 10000H, 004FFH c) 3Kbyte, 01000H, 007FFH d) 4Kbyte, 01000H, 009FFH

Description : The interrupt vector table of 80386 has been allocated ______ space starting from _______ to _______. a) 1Kbyte, 00000H, 003FFH b) 2Kbyte, 10000H, 004FFH c) 3Kbyte, 01000H, 007FFH d) 4Kbyte, 01000H, 009FFH

Last Answer : c) 3Kbyte, 01000H, 007FFH

If ______ and ________ connections are made so that an error condition in 8087 can interrupt to the processor. a) BHE, RQ/GT1 b) BUSY, TEST c) INT, NMI d) RQ/GT0, RQ/GT1

Description : If ______ and ________ connections are made so that an error condition in 8087 can interrupt to the processor. a) BHE, RQ/GT1 b) BUSY, TEST c) INT, NMI d) RQ/GT0, RQ/GT1

Last Answer : c) INT, NMI

RIM is used to check whether, ______ a) The write operation is done or not b) The interrupt is Masked or not c) a & b

Description : RIM is used to check whether, ______ a) The write operation is done or not b) The interrupt is Masked or not c) a & b

Last Answer : b) The interrupt is Masked or not

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Which interrupt services save all the register and flags. a. Save interrupt b. Input/output interrupt c. Service interrupt d. All of these

Description : Which interrupt services save all the register and flags. a. Save interrupt b. Input/output interrupt c. Service interrupt d. All of these

Last Answer : b. Input/output interrupt

The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Description : The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Last Answer : (C) Interrupt request register

In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which

Description : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is 

Last Answer : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is Maskable and vectored

In computer processing, ______ selects processes from the pool and loads them into memory for execution. (1) Job Scheduler (2) Resource Scheduler (3) CPU Scheduler (4) Process Scheduler

Description : In computer processing, ______ selects processes from the pool and loads them into memory for execution. (1) Job Scheduler (2) Resource Scheduler (3) CPU Scheduler (4) Process Scheduler

Last Answer : Job Scheduler

The decoded instruction is stored in ______ (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Description : The decoded instruction is stored in ______ (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Last Answer : (C) Instruction Register(IR)

The Supdt may prescribe the use, in any Head or Sub office of a beat instruction register ______ for the purpose of communication addressees instructions to the postman a) M 32 b) M 34 c) M 28 d) None of these

Description : The Supdt may prescribe the use, in any Head or Sub office of a beat instruction register ______ for the purpose of communication addressees instructions to the postman a) M 32 b) M 34 c) M 28 d) None of these

Last Answer : a) M 32

The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Description : The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Last Answer : a) Parallel, byte stream.

During the execution of a CNC part program block NO20 GO2 X45.0 Y25.0 R5.0the type of tool motion will be a.circular Interpolation – clockwise b.circular Interpolation – counter clockwise c.linear Interpolation d.rapid feed

Description : During the execution of a CNC part program block NO20 GO2 X45.0 Y25.0 R5.0the type of tool motion will be a.circular Interpolation – clockwise b.circular Interpolation – counter clockwise c.linear Interpolation d.rapid feed

Last Answer : a.circular Interpolation – clockwise

What is an interpreter? A) An interpreter does the conversion line by line as the program is run B) An interpreter is the representation of the system being designed C) An interpreter is a general purpose language providing very efficient execution D) None of the above

Description : What is an interpreter? A) An interpreter does the conversion line by line as the program is run B) An interpreter is the representation of the system being designed C) An interpreter is a general purpose language providing very efficient execution D) None of the above

Last Answer : Answer : B

What is a compiler? A) A compiler does a conversion line by line as the program is run B) A compiler converts the whole of a higher level program code into machine code in one step C) A compiler is a general purpose language providing very efficient execution D) None of the above

Description : What is a compiler? A) A compiler does a conversion line by line as the program is run B) A compiler converts the whole of a higher level program code into machine code in one step C) A compiler is a general purpose language providing very efficient execution D) None of the above

Last Answer : Answer : B

Assembler works to convert assembly language program into machine language : a. Before the computer can execute it b. After the computer can execute it c. In between execution d. All of these

Description : Assembler works to convert assembly language program into machine language : a. Before the computer can execute it b. After the computer can execute it c. In between execution d. All of these

Last Answer : a. Before the computer can execute it

During program execution content of main memory undergo changes and, but control memory has _ microprogram: a. Static b. Dynamic c. Compile time d. Fixed

Description : During program execution content of main memory undergo changes and, but control memory has _ microprogram: a. Static b. Dynamic c. Compile time d. Fixed

Last Answer : d. Fixed