The following logic families have their propagation delay. Arrange them from lowest

propagation delay to highest propagation delay.

1. TTL (Standard)

2. ECL

3. Low power CMOS

4. DTL

(A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

1 Answer

Answer :

The following logic families have their propagation delay. Arrange them from lowest

propagation delay to highest propagation delay.

1. TTL (Standard)

2. ECL

3. Low power CMOS

4. DTL

(A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Related questions

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

Description : The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Last Answer : Ans: A The digital logic family which has the lowest propagation delay time is ECL (Lowest propagation delay time is possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated).

Description : Among the logic families, the family which can be used at very high frequency greater than 100 MHz in a 4 bit synchronous counter is

Last Answer : Among the logic families, the family which can be used at very high frequency greater than 100 MHz in a 4 bit synchronous counter is ECL.

Description : ECL is the fastest of all logic families. High Speed in ECL is possible because transistors are used in difference amplifier configuration, in which they are never driven into ............... (1) Race condition (2) Saturation (3) Delay (4) High impedance

Last Answer : Answer: 2  Explanation: Emitter-coupled logic (ECL) is the fastest of all logic families and therefore is used in applications where very high speed is essential. High speeds have become ... configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

Description : What is the propagation delay of a logic gate?

Last Answer : The application input pulse and the occurrence of resulting output pulse is called propagation delay of logic gate.

Description : Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Last Answer : 4+4=8, eight lines are required for 4x4 matrix of 16 LEDs

Description : In digital ICs, Schottky transistors are preferred over normal transistors because of their (A) Lower Propagation delay. (B) Higher Propagation delay. (C) Lower Power dissipation. (D) Higher Power dissipation.

Last Answer : Ans: A Lower propagation delay as shottky transistors reduce the storage time delay by preventing the transistor from going deep into saturation.

Description : What is Propagation Delay ?

Last Answer : The time required for the flow of signals in a logic gate or circuit is called Propagation delay .

Description : ________ dispersion is caused by the difference in the propagation times of light rays that take different paths down a fiber. a. Material dispersion b. Wavelength dispersion c. Modal dispersion d. Delay dispersion

Last Answer : c. Modal dispersion

Description : What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Last Answer : A. 256 msec

Description : The round-trip propagation delay between two earth stations through a geosynchronous satellite is A. 500 to 600 ms B. 300 to 400 ms C. 600 to 700 ms D. 400 to 500 ms

Last Answer : A. 500 to 600 ms

Description : The total propagation delay time from transmission to reception of signals from a ground transmitter to ground receiver with angle of elevation at 10 degrees respectively is A. 273 ms B. 239 ms C. 275 ms D. 260 ms

Last Answer : A. 273 ms

Description : The maximum propagation delay of a geostationary satellite is A. 278 ms B. 239 ms C. 300 ms D. 250 ms

Last Answer : A. 278 ms

Description : What is the minimum propagation delay of a geostationary satellite? A. 278 ms B. 239 ms C. 300 ms D. 600 ms

Last Answer : B. 239 ms

Description : What do you call the phenomenon in digital circuits that describe the duration of time a digital signal passes a circuit? A. Transmission time B. Elapsed time C. Propagation delay D. Travel delay

Last Answer : C. Propagation delay

Description : The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Last Answer : b) 262.5

Description : Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Last Answer : d. 256

Description : A sender uses the Stop-and-Wait ARQ protocol for reliable transmission of frames. Frames are of size 1000 bytes and the transmission rate at the sender is 80 Kbps (1Kbps = 1000 bits/second). Size of ... is lost, the sender throughput is __________ bytes/second. a. 2500 b. 2000 c. 1500 d. 500

Last Answer : a. 2500

Description : Which of the following statements is TRUE about CSMA/CD a. IEEE 802.11 wireless LAN runs CSMA/CD protocol b. Ethernet is not based on CSMA/CD protocol c. CSMA/CD is not suitable for a high propagation delay network like satellite network d. There is no contention in a CSMA/CD network

Last Answer : CSMA/CD is not suitable for a high propagation delay

Description : Suppose the round trip propagation delay for a 10 Mbps Ethernet having 48-bit jamming signal is 46.4 ms. The minimum frame size is a. 94 b. 416 c. 464

Last Answer : c. 464

Description : The distance between two stations M and N is L kilometers. All frames are K bits long. The propagation delay per kilometer is t seconds. Let R bits/second be the channel capacity. Assuming that processing ... maximum utilization, when the sliding window protocol used is: a. A b. B c. C d. D

Last Answer : c. C

Description : In a token ring network the transmission speed is 10^7 bps and the propagation speed is 200 metres/micro second. The 1- bit delay in this network is equivalent to: a. 500 metres of cable. b. 200 metres of cable. c. 20 metres of cable. d. 50 metres of cable

Last Answer : c. 20 metres of cable.

Description : Define propagation delay.

Last Answer : A propagation delay is the time required to change the output after the application of the input.

Description : What is propagation delay?

Last Answer : Propagation delay is the average transition delay time for the signal to propagate from input to output when the signals change in value. It is expressed in ns.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

Description : The propagation delay in a CMOS inverter is  (A) proportional to (W/L) ratio  (B) inversely proportional to (W/L) ratio  (C) independent of (W/L) ratio  (D) depends only on W

Last Answer : The propagation delay in a CMOS inverter is inversely proportional to (W/L) ratio 

Description : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

Last Answer : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is 12.67 MHz

Description : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Last Answer : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Description : The current mode logic (CML) is same as A) LSI B) CMOS C) TTL D) ECL

Last Answer : The current mode logic (CML) is same as ECL

Description : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Last Answer : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is ... (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Description : The complete set of only those Logic Gates designated as Universal Gates is  (A) NOT, OR and AND Gates (B) XNOR, NOR and NAND Gates (C) NOR and NAND Gates (D) XOR, NOR and NAND Gates

Last Answer : The complete set of only those Logic Gates designated as Universal Gates is NOR and NAND Gates

Description : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is  (A) 4 (B) 6 (C) 8 (D) 10

Last Answer : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is 6

Description :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

Last Answer :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate NAND gate

Description : Logic state 0 in positive logic corresponds to   1. zero voltage 2. positive voltage 3.higher voltage level 4. lower voltage level 

Last Answer : Logic state 0 in positive logic corresponds to lower voltage level 

Description : Which of the following circuits come under the class of sequential logic circuits ?   P. Full adder   Q. Full subtractor   R. Half adder   S. JK flip   T. Counter   Select the correct answer from the codes given below: (a) P and Q (b) Q and R (c) R and S (d) S and T

Last Answer : Which of the following circuits come under the class of sequential logic circuits ?   P. Full adder   Q. Full subtractor   R. Half adder   S. JK flip   T. Counter   Select the correct answer from the codes given below: (a) P and Q (b) Q and R (c) R and S (d) S and T

Description : What is not true in the context of “Don’t Care Condition” in digital logic ? (A) It corresponds to combination of logic variables whose value is not defined (B) It can be assumed to be 0 or 1 (C) It can be assumed to be 1 only (D) It helps in simplification of logic function

Last Answer : What is not true in the context of “Don’t Care Condition” in digital logic ? (A) It corresponds to combination of logic variables whose value is not defined (B) It can be assumed to be 0 or 1 (C) It can be assumed to be 1 only (D) It helps in simplification of logic function

Description : Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

Last Answer : Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

Last Answer : Positive logic in a logic circuit is one in which logic 0 voltage level is lower than logic 1 voltage level.

Last Answer : A NAND gate is called a universal logic element because any logic function can be realized by NAND gates alone.

Description : Mention the classification of saturated bipolar logic families.

Last Answer : The bipolar logic family is classified as follows: • RTL- Resistor Transistor Logic • DTL- Diode Transistor logic • I2L- Integrated Injection Logic • TTL- Transistor Transistor Logic • ECL- Emitter Coupled Logic

Description : Give the classification of logic families

Last Answer : Bipolar Unipolar Saturated Non Saturated PMOS NMOS CMOS RTL Schottky TTL ECL DTL I I L TTL

Description : With regard to the lacrimal drainage system: a. the upper lacrimal punctum is lateral to the lower punctum b. the lacrimal canaliculi are lined by stratified squamous epithelium c. ... part of inferior meatus e. congenital blockage is due mainly to delay development of common canaliculus

Last Answer : the upper lacrimal punctum is lateral to the lower punctum

Description : Arrange the following Marine Biomes from the lowest to the uppermost level.

Last Answer : Arrange the given statements as per given instructions: Arrange the following Marine Biomes from the ... c) Euphotic layer (d) Disphotic layer

Description : To obtain the most reliable sky wave propagation the ____ should be used. A. Lowest useable frequency (LUF). B. Maximum useable frequency (MUF). C. Optimum useable frequency (OUF). D. Critical frequency

Last Answer : C. Optimum useable frequency (OUF).

Description : I want to include pictures of each of my kids and their families in my Christmas letter but I don't have a group picture of each family. How can I put them all together in a way that won't look like a big mish-mash?

Last Answer : I use photoshop, which is expensive (but can be downloaded off the internet, though officially i say that that is illegal and i would never condone it). :) In photoshop you can cut things out, and paste ... going about it, but I would find some techie friend or child, and make them do it for you.

Description : What can be said about the outdoor activities in New Zealand? (A) They are greatly enjoyed by New Zealanders. (B) They are not enjoyed by New Zealanders at all. (C) New Zealanders like them, ... home and spend more time with their families. (D) New Zealanders are rather fans than outdoor activists. 

Last Answer : (A) They are greatly enjoyed by New Zealanders. 

Description : Pick up the correct statement from the following: (A) The object of classifying soils is to arrange them into groups according to their properties and behaviour (B) A soil classification system is ... first category of soil classification is based on grain size of the soil (D) All the above

Last Answer : Answer: Option D

Description : I've heard of animal care services which provide assistance to low-income families with pets. How can I find them?

Last Answer : Call the animal hospitals around you and see if any of them are ok with making payments. Especially the animal hospitals that provide emergency care after hours. I know there is one in my area but ... what you can afford like a donation and some will are ok with payments made monthly. Good Luck