In a PLL, lock occurs when the

In a PLL, lock occurs when the

image

(A) input frequency and the VCO frequency are the same

(B) Phase error is 1800

(C) VCO frequency is double the input frequency

(D) Phase error is 900

by

1 Answer

Answer :

In a PLL, lock occurs when the input frequency and the VCO frequency are the same

by

Related questions

Define lock-in range of a PLL.

Description : Define lock-in range of a PLL.

Last Answer : The range of frequencies over which the PLL can maintain lock with the incoming signal is called the lock-in range or tracking range. It is expressed as a percentage of theVCO free running frequency.

Write the Abbreviation for the following File Extension 1. FMB 2. MMB 3. PLL?

Description : Write the Abbreviation for the following File Extension 1. FMB 2. MMB 3. PLL?

Last Answer : FMB ----- Form Module Binary. MMB ----- Menu Module Binary. PLL ------ PL/SQL Library Module Binary.

Which of the following is the basic synthesizer circuit? A. Frequency divider B. Frequency multiplier C. PLL D. Mixer

Description : Which of the following is the basic synthesizer circuit? A. Frequency divider B. Frequency multiplier C. PLL D. Mixer

Last Answer : C. PLL

Mention some typical applications of PLL

Description : Mention some typical applications of PLL

Last Answer : • Frequency multiplication/division • Frequency translation • AM detection • FM demodulation • FSK demodulation.

What is the purpose of having a low pass filter in PLL?

Description : What is the purpose of having a low pass filter in PLL?

Last Answer : *It removes the high frequency components and noise. *Controls the dynamic characteristics of the PLL such as capture range, lock-in range,band-width and transient response. *The charge on the filter capacitor gives a short- time memory to the PLL

Define capture range of PLL.

Description : Define capture range of PLL.

Last Answer : The range of frequencies over which the PLL can acquire lock with an input signal is called the capture range. It is expressed as a percentage of the VCO free running frequency.

What are the three stages through which PLL operates?

Description : What are the three stages through which PLL operates?

Last Answer : 1.Free running 2.Capture 3.Locked/ tracking

Mention some areas where PLL is widely used.

Description : Mention some areas where PLL is widely used.

Last Answer : 1.Radar synchronizations 2. Satellite communication systems 3. Air borne navigational systems 4. FM communication systems 5.Computers.

List the basic building blocks of PLL

Description : List the basic building blocks of PLL

Last Answer : 1.Phase detector/comparator 2.Low pass filter 3.Error amplifier 4.Voltage controlled oscillator

Draw and explain PLL as an FM demodulator.

Description : Draw and explain PLL as an FM demodulator.

Last Answer : Explanation:- FM signal which is to be demodulated is applied to input of PLL.VCO output must be identical to input signal if PLL is to remain locked. As PLL is locked, VCO ... error voltage represents the modulating signal. Thus at the error amplifier output we get demodulated FM output.

Draw and label PLL based FM detector.

Description : Draw and label PLL based FM detector.

Last Answer : Draw and label PLL based FM detector.

What is PLL? Explain its operation with a block diagram.

Description : What is PLL? Explain its operation with a block diagram.

Last Answer : PLL - A phase-locked loop or phase lock loop is a control system that generates an output signal whose phase is related to the phase of an input signal Block diagram  ... to the input frequency. The phase - locked loop goes through three states free running capture and phase lock.

Draw block diagram of PLL as a FM demodulator. Explain function of each block.

Description : Draw block diagram of PLL as a FM demodulator. Explain function of each block.

Last Answer : Operation:  The FM signal which is to be demodulated is applied at the input of the PLL.  the PLL is locked to the FM  The error voltage produced at ... using PLL ensures a high Linearity, between the instantaneous input frequency and VCO control voltage (error amplifier output)

Which of the following applications include a phase-locked loop (PLL) circuit?

Description : Which of the following applications include a phase-locked loop (PLL) circuit?  (1) Modems (2) AM decoders (3) Tracking filters (4) All of these 

Last Answer : All of these.

A phase-locked loop (PLL) is a feedback circuit consisting of a

Last Answer : A phase-locked loop (PLL) is a feedback circuit consisting of a phase detector, low-pass filter, VCO.

Study of drug-receptor interaction has now shown that: A. Maximal response occurs only when all receptors are occupied by the drug B. Drugs exert an ‘all or none’ action on a receptor C. Receptor and drugs acting on it have rigid complementary ‘lock and key’ structural features D. Properties of ‘affinity’ and ‘intrinsic activity’ are independently variable

Description : Study of drug-receptor interaction has now shown that: A. Maximal response occurs only when all receptors are occupied by the drug B. Drugs exert an all or none' action on a ... lock and key' structural features D. Properties of affinity' and intrinsic activity' are independently variable

Last Answer : D. Properties of ‘affinity’ and ‘intrinsic activity’ are independently variable

Study of drug-receptor interaction has now shown that: A. Maximal response occurs only when all receptors are occupied by the drug B. Drugs exert an ‘all or none’ action on a receptor C. Receptor and drugs acting on it have rigid complementary ‘lock and key’ structural features D. Properties of ‘affinity’ and ‘intrinsic activity’ are independently variable

Description : Study of drug-receptor interaction has now shown that: A. Maximal response occurs only when all receptors are occupied by the drug B. Drugs exert an all or none' action on a ... lock and key' structural features D. Properties of affinity' and intrinsic activity' are independently variable

Last Answer : D. Properties of ‘affinity’ and ‘intrinsic activity’ are independently variable

List out features of any four addressing modes of 8051.

Description : List out features of any four addressing modes of 8051.

Last Answer : 1.Immediate addressing mode: In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode. MOVA ... us see some examples of this mode. MOV 0E5H, @R0 MOV @R1, 80H

List out any four assembler directives and state their functions.

Description : List out any four assembler directives and state their functions.

Last Answer : ORG directive: It is used to specify starting address of the Program. A 16bit address follows ORG ORG 0020H will start program from 0020H memory location.  END directive: It indicates end of the ... that when the label appears in the program, itp constant value will be substituted for the label.

State functions of preset, clear, clock and SR inputs related to SR flip flop.

Description : State functions of preset, clear, clock and SR inputs related to SR flip flop.

Last Answer : Preset Input: is an asynchronous input to set the Q output to 1 Clear Input: is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to ... set the Q output. And R is the reset input which is used to reset Q output of the flipflop.

State Demorgan's theorem's and prove both theorems using truth table.

Description : State Demorgan's theorem's and prove both theorems using truth table.

Last Answer : De Morgan's 1st theorem states that when the OR sum of two variables is inverted, this is the same as inverting each variable individually and then ANDing these inverted variables. De Morgan's 2nd ... individually and then ORing them. In Boolean equation form it can be written as

Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Description : Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Last Answer : 4+4=8, eight lines are required for 4x4 matrix of 16 LEDs

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Description : If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Description : Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Last Answer : Instructions ii) and iv) are direct addressing as 80H and 45H are direct addresses

Define the term 'Multiplexer'. State two examples of multiplexer.

Description : Define the term 'Multiplexer'. State two examples of multiplexer.

Last Answer : A digital multiplexer or data selector is a logic circuit that accepts several (many) digital data inputs and selects one of them at any given time to pass on to the output. 1. Two input multiplexer 2. Four input multiplexer 3. Eight input multiplexer

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Which one of the following logic circuit has the highest speed as compared to the currently available logic

Description : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Last Answer : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

What is the 2's complement of 01101?

Description : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

Last Answer : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

The current mode logic (CML) is same as

Description : The current mode logic (CML) is same as A) LSI B) CMOS C) TTL D) ECL

Last Answer : The current mode logic (CML) is same as ECL

Which code is used in constructing k-maps?

Description : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

Last Answer : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

For a NAND gate, when one or more inputs are low then the output will be

Description :  For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

Last Answer :  For a NAND gate, when one or more inputs are low then the output will be High 

Decimal equivalent of Hexadecimal number (C3B1)16 is:

Description :  Decimal equivalent of Hexadecimal number (C3B1)16 is: A) 12197 B) 32097 C) 52097 D) 50097

Last Answer :  Decimal equivalent of Hexadecimal number (C3B1)16 is: 50097

A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of:

Description : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: (1) De Morgan’s Law (2) Involution Law (3) Law of Absorption (4) Idempotent Law

Last Answer : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: De Morgan’s Law 

Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be:

Description : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: (1) Decimals 8 (2) Decimal 16 (3) Decimal 32 (4) Decimal 2 

Last Answer : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: Decimal 32

Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input

Description : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: (1) 10.24 kHz (2) 5 kHz (3) 30.24 kHz (4) 15 kHz 

Last Answer : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: 5 kHz

The output of an exclusive–NOR gate is 1. Which input combination is correct?

Description : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

Last Answer : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ?

Description : How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23 

Last Answer : (c)10

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

Output of NAND gate is 0. for three inputs when:

Description : Output of NAND gate is 0. for three inputs when:

Last Answer : Output of NAND gate is 0. for three inputs when: all the inputs are 1

How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Description : How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Last Answer : 5

The following logic families have their propagation delay. Arrange them from lowest propagation delay to

Description : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Last Answer : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

In successive approximation converter input to the comparator is through

Description : In successive approximation converter input to the comparator is through (A) DAC (B) Latch (C) Flip-flop (D) Sample and hold circuit

Last Answer : In successive approximation converter input to the comparator is through DAC 

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not

Description : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Last Answer : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is ... (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Which of the following peripherals provide I/O facilities?

Description : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

Last Answer : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

In standard TTL gates, the totem pole output stage is primarily used to

Description : In standard TTL gates, the totem pole output stage is primarily used to (A) increase the noise margin of the gate (B) decrease the output switching delay (C) facilitate a wired OR logic connection (D) increase the output impedance of the circuit

Last Answer : In standard TTL gates, the totem pole output stage is primarily used to decrease the output switching delay

Which of the following is error correcting code?

Description : Which of the following is error correcting code? (A) EBCDIC (B) GRAY (C) Hamming (D) ASCII

Last Answer : Which of the following is error correcting code? (A) EBCDIC (B) GRAY (C) Hamming (D) ASCII

The number of switching functions of 3 variables is

Description : The number of switching functions of 3 variables is (A) 8 (B) 64 (C) 128 (D) 256

Last Answer : The number of switching functions of 3 variables is  8 

No. of flip-flops used in decade counter

Description : No. of flip-flops used in decade counter (a) 3 (b) 2 (c) 4 (d) None of these

Last Answer : 4

A half adder can be constructed from

Description : A half adder can be constructed from

Last Answer : A half adder can be constructed from One XOR gate and one 'AND‘ gate with their input connected in parallel