Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 
by

1 Answer

Answer :

Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 ns. The maximum clock frequency is 6.25MHz.

nff  * Tdelay = 4*40 =160ns

so, max. frequency = 1/ (200*10-9 ) = 6.25MHz

         


by

Related questions

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10

Description : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

Last Answer : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is 12.67 MHz

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ.

Description : The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

Last Answer : The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is 5 KHz

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Description : In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Last Answer : (D) Toggle 

State functions of preset, clear, clock and SR inputs related to SR flip flop.

Description : State functions of preset, clear, clock and SR inputs related to SR flip flop.

Last Answer : Preset Input: is an asynchronous input to set the Q output to 1 Clear Input: is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to ... set the Q output. And R is the reset input which is used to reset Q output of the flipflop.

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is :

Description :  A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

Last Answer : a

The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Description : The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Last Answer : Ans: C The device which changes from serial data to parallel data is demultiplexer. (A demultiplexer takes in data from one line and directs it to any of its N outputs depending on the status of the select inputs.)

In a computer is capable to store single binary bit. A) Capacitor B) Flip flop C) Register D) Inductor

Description : In a computer is capable to store single binary bit. A) Capacitor B) Flip flop C) Register D) Inductor

Last Answer : Answer : B

The circuit used to store one bit of data is known as_____ A. Encoder B. OR C. Flip Flop D. None of the Above

Description : The circuit used to store one bit of data is known as_____ A. Encoder B. OR C. Flip Flop D. None of the Above

Last Answer : C. Flip Flop

In a Computer_________ is capable to store single binary bit. 1) Capacitor 2) Flip Flop 3) Register 4) Inductor

Description : In a Computer_________ is capable to store single binary bit. 1) Capacitor 2) Flip Flop 3) Register 4) Inductor

Last Answer : 2) Flip Flop

In a Computer_________ is capable to store single binary bit. 1 Capacitor 2 Flip Flop 3 Register 4 Inductor

Description : In a Computer_________ is capable to store single binary bit. 1 Capacitor 2 Flip Flop 3 Register 4 Inductor

Last Answer : 2 Flip Flop

Which circuit is used to store one bit of data ? (1) Register (2) Flip Flop (3) Vector (4) Encoder

Description : Which circuit is used to store one bit of data ? (1) Register (2) Flip Flop (3) Vector (4) Encoder

Last Answer : Flip Flop

Define Multivibrator. State the types of multivibrator. Which M/V can be used as a flip-flop? Draw the circuit diagram.

Description : Define Multivibrator. State the types of multivibrator. Which M/V can be used as a flip-flop? Draw the circuit diagram.

Last Answer : Definition:- A multivibrator is an electronic circuit that switches rapidly by means of positive feedback between two or more states.  OR  A multivibrator is an electronic circuit used to implement a ... Bistable Multivibrator: it can operate as a flip-flop, Circuit diagram 

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:

Description : In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:  (1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

Last Answer : In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is: R=1, S=1

An 8 bit converter type A/D converter makes at least 8000conversions/sec. The clock frequency used is

Last Answer : An 8 bit converter type A/D converter makes at least 8000conversions/sec. The clock frequency used is 2MHz.

Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that the microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate for this microprocessor? (A) 8x106 bytes/sec (B) 4x106 bytes/sec (C) 16x106 bytes/sec (D) 4x109 bytes/sec

Description : Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that the microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What ... (A) 8x106 bytes/sec (B) 4x106 bytes/sec (C) 16x106 bytes/sec (D) 4x109 bytes/sec 

Last Answer : (B) 4x106 bytes/sec

A 12 bit counter type A/D converter uses a 1 MHz clock. Its maximum conversion time is

Last Answer : A 12 bit counter type A/D converter uses a 1 MHz clock. Its maximum conversion time is 4096μs.

A client-server system uses a satellite network, with the satellite at a height of 40,000 kms. What is the best-case delay in response to a request? (Note that the speed of light in air is 3,00,000 km/second). (A) 133.33 m sec (B) 266.67 m sec (C) 400.00 m sec (D) 533.33 m sec

Description : A client-server system uses a satellite network, with the satellite at a height of 40,000 kms. What is the best-case delay in response to a request? (Note that the speed of light in air is 3,00,000 km/second). (A) 133.33 m sec (B) 266.67 m sec (C) 400.00 m sec (D) 533.33 m sec

Last Answer : (D) 533.33 m sec Explanation: The request has to go up and down, and the response has to go up and down. The total path length traversed is thus 160.000 km. The speed of light in air and vacuum is 300,000 km/sec, so the propagation delay alone is 160,000/300,000 sec or about 533 msec. 

The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Description : The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Last Answer : b) 262.5

The group delay of a wave with phase constant 2.5 units and frequency of 1.2 radian/sec is a) 3.7 b) 1.3 c) 3 d) 2.08

Description : The group delay of a wave with phase constant 2.5 units and frequency of 1.2 radian/sec is a) 3.7 b) 1.3 c) 3 d) 2.08

Last Answer : d) 2.08

Ripple in output current of a step-down chopper feeding RLE load is maximum, when duty cycle is equal to:

Description : Ripple in output current of a step-down chopper feeding RLE load is maximum, when duty cycle is equal to:  (1) 1 (2) 0.5 (3) 0.75 (4) 0.33

Last Answer : Ripple in output current of step down Chopper feeding a RLE load is maximum, when duty cycle is equal to 0.5

A 12 bit counter type A/D converter uses a 1 MHz clock. If the full scale output is +10V, its resolution output is

Last Answer : A 12 bit counter type A/D converter uses a 1 MHz clock. If the full scale output is +10V, its resolution output is 2.44mV.

Determine natural frequency of a system, which has equivalent spring stiffness of 43200 N/m and mass of 12 kg. A 40.22 rad/sec B 40 Hz C 60 Hz D 60 rad/sec

Description : Determine natural frequency of a system, which has equivalent spring stiffness of 43200 N/m and mass of 12 kg. A 40.22 rad/sec B 40 Hz C 60 Hz D 60 rad/sec

Last Answer : D 60 rad/sec

I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Description : I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Last Answer : I never heard of that. I’m 67.

When I look at her, my heart does a flip-flop. Why?

Description : When I look at her, my heart does a flip-flop. Why?

Last Answer : JP Must be a case of puppy love. You made me stop and look at the picture of my two goldens that I keep on my desk. I lost them a few years ago. Enjoy every minute of your time with her.

Is the flip flop sandals on guys a fad or is it here to stay?

Description : Is the flip flop sandals on guys a fad or is it here to stay?

Last Answer : They are here to stay. I don't wear them because I'm desperate to fit in. I wear them because I like air on my feet. I'm also used to colder temperatures, so it's not a big deal to wear them ... better because there is colder air on my feet and they are easy to slip on if I have to run out quickly.

What is SR flip-flop ?

Description : What is SR flip-flop ?

Last Answer : SR Flip-flop is the simplest flip flop. The full form of SR is - Set Reset . In SR flip-flop, setting the output state to 1 or HIGH is called SET and 0 or LOW is called RESET . SR flip- ... formed by connecting two NAND gates or NOR gates and connecting the input of one to the output of the other .

How many flip flop are required to store the binary value of 1101?

Description : How many flip flop are required to store the binary value of 1101?

Last Answer : What is the answer ?

15 things you never knew about tarek and christina from flip or flop?

Description : 15 things you never knew about tarek and christina from flip or flop?

Last Answer : Answer written by Urbo.com in March 21 2016It all started as an office romance.Tarek and Christina met at a real estate office. "We started our relationship working together," Christina said. Was it ... Scott's "Brother vs. Brother." What impromptu HGTV appearances are in store for them this year?

What's That Flip Flop Feeling My Heart Is Making?

Description : What's That Flip Flop Feeling My Heart Is Making?

Last Answer : A heart arrhythmia can be a life-threatening situation and requires medical attention. If you suffer with this heart condition chances are that you have already been counseled on avoiding stimulants. ... this activity will bring the heart back under control until medical attention can be consulted.

Which of the following features is predicted by the Nicolson–Singer fluid mosaic model of biological membranes? (A) Membrane lipids do not diffuse laterally (B) Membrane lipid is primarily in a monolayer form (C) Membrane lipids freely flip-flop (D) Membrane proteins may diffuse laterally

Description : Which of the following features is predicted by the Nicolson–Singer fluid mosaic model of biological membranes? (A) Membrane lipids do not diffuse laterally (B) Membrane lipid is primarily in a monolayer form (C) Membrane lipids freely flip-flop (D) Membrane proteins may diffuse laterally

Last Answer : Answer : D

Which of the following is not a magnetic memory: a) Flip-flop b) Tape c) Drum d) Disk

Description : Which of the following is not a magnetic memory: a) Flip-flop b) Tape c) Drum d) Disk

Last Answer : Ans: A

Which Flip Flop is used to store data in registers? (A) D Flip Flop (B) JK Flip Flop (C) RS Flip Flop (D) None of the Above

Description : Which Flip Flop is used to store data in registers? (A) D Flip Flop (B) JK Flip Flop (C) RS Flip Flop (D) None of the Above

Last Answer : (A) D Flip Flop

The schematic diagram shown in the illustration represents which of the listed solid-state circuits? EL-0069 A. Bridge rectifier B. Magnetic amplifier C. Flip-flop generator D. Cathodic amplifier

Description : The schematic diagram shown in the illustration represents which of the listed solid-state circuits? EL-0069 A. Bridge rectifier B. Magnetic amplifier C. Flip-flop generator D. Cathodic amplifier

Last Answer : Answer: A

What is a master-slave flip-flop?

Description : What is a master-slave flip-flop?

Last Answer : A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

What is edge-triggered flip-flop?

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive ... negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

What is the operation of T flip-flop?

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

What is the operation of JK flip-flop?

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

What is the operation of D flip-flop?

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

What are the different types of flip-flop?

Description : What are the different types of flip-flop?

Last Answer : There are various types of flip flops. Some of them are mentioned below they are, RS flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop

Define Flip flop.

Description : Define Flip flop.

Last Answer : The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0 until directed by an input signal to change its state.

In which computers, the binary number are represented by a set of binary storage device such as flip flop: a. Microcomputer b. Personal computer c. Digital computer

Description : In which computers, the binary number are represented by a set of binary storage device such as flip flop: a. Microcomputer b. Personal computer c. Digital computer

Last Answer : c. Digital computer

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Description : The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Last Answer : b. Serial input

According to widely accepted “fluid mosaic model” cell membranes are semi-fluid, where lipids and integral proteins can diffuse randomly. In recent years, this model has been modified in several respects. In this regard, which of the following statements is incorrect? (a) Proteins in cell membranes can travel within the lipid bilayer. (b) Proteins can also undergo flip-flop movements in the lipid bilayer. (c) Proteins can remain confined within certain domains of the membrane.(d) Many proteins remain completely embedded within the lipid bilayer.

Description : According to widely accepted fluid mosaic model cell membranes are semi-fluid, where lipids and integral proteins can diffuse randomly. In recent years, this model has been modified in several ... domains of the membrane. (d) Many proteins remain completely embedded within the lipid bilayer.

Last Answer : (b) Proteins can also undergo flip-flop movements in the lipid bilayer.

Keeping in view the ‘fluid mosaic model’ for the structure of cell membrane, which one of the following statement is correct with respect to the movements of lipids and proteins from one lipid monolayer to the other (described as flip-flop movement)?(a) While proteins can flip-flop, lipids can not (b) Neither lipids, nor proteins can flip-flop (c) Both lipids and proteins can flip-flop (d) While lipids can rarely flip-flop, proteins cannot.

Description : Keeping in view the fluid mosaic model' for the structure of cell membrane, which one of the following statement is correct with respect to the movements of lipids and proteins from one lipid ... ) Both lipids and proteins can flip-flop (d) While lipids can rarely flip-flop, proteins cannot.

Last Answer : (d) While lipids can rarely flip-flop, proteins cannot.

Which of the following circuit is used as a 'Memory device' in computers? 1) Rectifier 2) Flip-Flop 3) Comparator 4) Attenuator

Description : Which of the following circuit is used as a 'Memory device' in computers? 1) Rectifier 2) Flip-Flop 3) Comparator 4) Attenuator

Last Answer : 2) Flip-Flop