State any 4 features of VHDL.

1 Answer

Answer :

1. It is a concurrent language that is it can execute statements at same time in parallel as in hardware. 

2. It is a sequential language that is it can execute sequential statements one at a time in sequence. 

3. It supports synchronous and asynchronous timing models. 

4. Facilitates device independent of design portability. 

5. It supports design libraries. 6. It has well defined interface. 

7. Behaviour specification for simulation purpose. 

8. Test Benches can also be generated. 

9. Digital modelling techniques supported. 

10. It is not technology specific. 

11. VHDL has powerful construct language, constructs such as else if, with select, case, when etc. 

12. VHDL supports flexible design methodologies top-down, bottom-up or mixed. 

13. Strongly typed language: 

14. Dealing with signed and unsigned numbers is natural, and there’s less chance of making a precision mistake or assigning a 16-bit signal to a 4-bit signal. 

15. Ability to define custom types:

16. Record types: Define multiple signals into one type. 

17. Natural coding style for asynchronous resets. 

18. Logical statement (like case and if/then) endings are clearly marked.

Related questions

Description : State the function of each step elements of VHDL.

Last Answer : 1. Library: Many design elements such as packages, definitions and entireentity architecture pairs can be placed in a library. 2. Entity: describes input and output 3. Architecture: operational flow of ... design elements like subprograms and procedures can be placed in a package for re-use. 

Description : Compare signals and variables in VHDL

Last Answer : Sr. No Signals Variables 1 Signal objects are used to connect entities together to form model Variables are used for local storage in process statements and subprograms. 2 ... only. 5 Signals need more information so more memory Variables take less memory

Description : What do you mean by VHDL?

Last Answer : VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.

Description : AnswerBaggers: Which features do you miss most?

Last Answer : Teleporting…..oh wait

Description : What features do aerated concrete attic spaces have?

Last Answer : What features do aerated concrete attic spaces have? Modern houses built from aerated concrete blocks are distinguished by a variety and originality of designs. They are especially unique in ... from aerated concrete makes it possible to implement such projects in the shortest possible time.

Description : State features of wireless power transmission. 

Last Answer : Features of wireless power transmission:  1. Energy delivered anywhere in the world 2. Zero fuel cost 3. Less losses 4. Less use of copper wires 5. More efficiency 6. Minimum long- ... on cables would never exist in the transmission.  7. Power theft would be not possible at all. 

Description : Explain the features of Aquarium lighting. 

Last Answer : 1) The aquarium light depends upon the size of the aquarium tank (Length, width and depth)  2) The aquarium lighting depends upon the all surrounding condition e.g. colour and size of the given ... The aquarium lighting should be economical.  9) The life of the aquarium lighting should be long. 

Description :  Compare the salient features of LED and CFL based on: i] Lamp Efficiency ii] Life span 

Last Answer : Parameter LED CFL Lamp Efficiency  High (more than 70 lumen per watt) Comparatively less (50-60 lumen per watt) Life span (in working hours) 10000 3000

Description : State features of Bluetooth.

Last Answer : 1. Each Bluetooth device has the capability of sharing all of its features with other Bluetooth devices in the surrounding area. 2. Bluetooth-enabled computer, sharing all the features, such as the Internet. 3. ... of each other. 5.Frequency - 2.4 GHz 6. Maximum Transmission rate is less than 1 Mbps

Description : List any four salient features of 8085 microprocessor

Last Answer : Features of 8085:  1. 16 address line so 216=64 Kbytes of memory can be addressed.  2. Operating clock frequency is 3MHz and minimum clock frequency is 500 KHz.  3. On chip bus controller ... duty cycle TTL clock  10. Provide 2 serial I/O lines, so peripheral can be interfaced with 8085 μp

Description : State any four salient features of turbo- alternator.

Last Answer : Special features of a turbo alternator used in TPS: Special Futures (Highlights): It is 3-phase generator. A separate excitation is given to alternator by DC generator ( ... under voltage protection. Over frequency under frequency protection. Over load protection. Over temperature protection 

Description : List out any four salient features of hydro generator.

Last Answer : Following are the salient features of a Hydro Generator (alternator):  It is 3-ph hydro generator (alternator). It is robust in construction. A separate excitation is given to ... & under frequency protection, 5. Over temperature protection are main protections provided to generator.

Description : Write important features of IC 723.

Last Answer : Important features of IC 723: i) It can be connected to function as a positive or negative voltage regulator with an output voltage ranging from 2V to 37V. ii) Output current can be up to 150 ... . v) Built-in short circuit protection. vi) Very low temperature drift. vii) High ripple rejection.

Description : State any two features of carbon composition resistors.

Last Answer : Features of Carbon composition resistance: i) Low cost ii) Wide resistance range ( ohm to mega ohm) iii) Wide range of working voltage iv) Simple in construction 

Description : Write the syntax of entity and architecture used in VHDL and explain it.

Last Answer : Entity declaration: It defines the names. Input output signals and modes of a hardware module. Also it provides the external interface of an entity. It is a black box view. Syntax ... _name of entity_ name  Architecture_ declaration_ name;  begin  Statement;  end architecture_ name;

Description : What do you feel is your best physical feature, and what is your second-best physical feature?

Last Answer : I love my horns.

Description : What's your best physical feature, something that you believe, that's maybe backed up by comments you receive from others?

Last Answer : answer:My beard. Well, at least it’s my favorite, but then again, I don’t have a girlfriend. Hmm.

Description : What are some physical traits of a Hispanic person?

Last Answer : Most commonly, I associate Hispanic features with extremely dark hair and very tan skin. Obviously, this is not universal.

Description : What to do about someone who looks exactly like someone I'm very close with?

Last Answer : Use the doppelganger as a backup in case the first one doesn’t work out? Once you look a little closer, there might be less similarities than you think, and it will be less weird to be around the second guy. Your crush on the first guy is probably just making you jumpy about the second guy.

Description : how to design a software IC using VHDL ?

Last Answer : Ans-you can use software like altera write the required programme download to the chip here is your software ic

Description : In VHDL all the statements written inside a process statement are  a. Concurrent b. Sequential  c. Both (a) and (b) d. None of the above

Last Answer : In VHDL all the statement written inside a process statement are Sequential

Description : Explain the shift and logical operations.

Last Answer : Each of the operators takes an array of BIT or BOOLEAN as the left operand and an integer value as theright operand and performs the specified operation. The sll operator ( shift left logical) and srl ... BIT type is represented by the values 0 and 1 while the Boolean type by True and False.

Description : Draw design flow of ASIC and explain it.

Last Answer : Specifications: In this step all the functionality and features are defined, such as power consumption, voltage reference, timing restrictions and performing criterion. Chip planning is also performed ... fabrication, the wafer is diced into individual chips. Each Chip is packaged and tested.

Description : Explain basic architecture of Sparton-3 FPGA series.

Last Answer : The Spartan-3E family architecture consists of five fundamental programmable functional elements:  Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) ... fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. 

Description : Draw CMOS inverter characteristic and explain it.

Last Answer : Characteristics: The characteristics of CMOS inverter depend on the charging and discharging of the load capacitance CL through the PMOS and NMOS transistors respectively. The finite time taken for this charging ... pass from input to output High-to-low delay (tdf) Low-to-high delay (tdr)

Description : What is test bench? Write its applications

Last Answer : Test Bench: A test bench is used to verify the functionality of the design. We need to stimulate our designs in order to test their functionality. Stimulus in a real system is from an ... the entity under test and to collect output responses. 6. To compare output responses with expected values.

Description : Explain event scheduling with suitable example.

Last Answer : Event scheduling: The assignment to signal x does not happen instantly. Each of the values assigned to x contain an afterclause. The mechanism for delaying the new value is called scheduling an event. By ... value. Event is nothing but change on target signal which is to be updated. Example: X

Description : Define the following terms : 1) Noise margin 2) Power fanout 3) Skew 4) Meta stability

Last Answer : 1) Noise Margin: It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without performing a wrong operation) ... OR  A metastable state is half way between logic 0 and logic 1 .It is undefined state.

Description : What do you meant by sensitivity list and zero modeling?

Last Answer : Sensitivity list: Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended. Ex. F

Description : Describe Twin-tube process with diagram.

Last Answer : Twin Tub Process:  A logical extension of the p-well and n-well approaches is the twin-tub fabrication process.  In this process, a substrate of high resistivity of n-type material ... manufacturing tolerances results.  This is particularly important as far as latch up is concerned.

Description : Compare Mealy M/C with Moore M/C.

Last Answer : MOORE MACHINE MELAY MACHINE 1 Output is function of state of machine Output is function of state of machine and present input condition.  2 Requires more number of states Requires ... Output is at the time of state transition 6 Block diagram: Block diagram:

Description : What do you mean by simulation? Why it is necessary?

Last Answer : Simulation is functional emulation of a circuit design through software programs that use models to replicate how a device will perform in terms of timing and results. It should be ... Simulation is used for design verification: Validate assumptions, Verify logic, Verify performance (timing)

Description : Design Y=AB.CD using CMOS logic.

Last Answer : Y=AB.CD using CMOS logic

Description : Explain fabrication using N-well process.

Last Answer : N-Well process: The N-well CMOS circuits are getting more popular because of the lower substrate bias effect on transistor threshold voltage and lower parasitic capacitances associated with source ... overall passivation layer is formed and the openings for accessing bonding pads are defined. 

Description : State any one process for wafer fabrication with diagram

Last Answer : Wafer Processing: The basis raw material used is a disk of silicon, which is between 75 mm to 150 mm in diameter and is less than 1mm thick used in semi-conductor plants. Wafers are cut ... Following slicing at least one face of the wafer is polished to flat scratch free mirror finish surface.

Description : Compare FPGA and CPLD.

Last Answer : Sr no: FPGA CPLD 1 It is field programmable gate array. It is complex programmable logic device. 2 Capacity is defined in terms of number of gates available. ... 8 FPGA are available in wide density range. CPLD contain fewer registers but have better performance.

Description : Explain estimation of channel capacitance of CMOS.

Last Answer : Capacitance estimation: The dynamic response i.e. switching speed of MOS system depends on capacitance associated with the MOS devices which are formed by different layers in MOS transistors ... are due to three dimensional, distributed charge voltage relations within the device structure. 

Description : Compare Asynchronous sequential and synchronous sequential circuits.

Last Answer : SR. NO. ASYNCHRONOUS SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUITS. 1 Output can be changed at any instant of time by changing the input Output changes at discrete ... the counter change state simultaneously. This is because all the flip-flops are clocked simultaneously.