State the function of each step elements of VHDL.

State the function of each step elements of VHDL.
by
retagged

1 Answer

Answer :

1. Library: Many design elements such as packages, definitions and entireentity architecture pairs can be placed in a library. 2. Entity: describes input and output 3. Architecture: operational flow of entity. 4. Component : iinstances of the other design elements 5. Package : Related declarations and design elements like subprograms and procedures can be placed in a “package” for re-use. 
by

Related questions

Compare signals and variables in VHDL

Description : Compare signals and variables in VHDL

Last Answer : Sr. No Signals Variables 1 Signal objects are used to connect entities together to form model Variables are used for local storage in process statements and subprograms. 2 ... only. 5 Signals need more information so more memory Variables take less memory

features of VHDL.

Description : State any 4 features of VHDL.

Last Answer : 1. It is a concurrent language that is it can execute statements at same time in parallel as in hardware.  2. It is a sequential language that is it can execute sequential statements one at a ... for asynchronous resets.  18. Logical statement (like case and if/then) endings are clearly marked.

What do you mean by VHDL?

Description : What do you mean by VHDL?

Last Answer : VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.

Write the syntax of entity and architecture used in VHDL and explain it.

Description : Write the syntax of entity and architecture used in VHDL and explain it.

Last Answer : Entity declaration: It defines the names. Input output signals and modes of a hardware module. Also it provides the external interface of an entity. It is a black box view. Syntax ... _name of entity_ name  Architecture_ declaration_ name;  begin  Statement;  end architecture_ name;

how to design a software IC using VHDL ?

Description : how to design a software IC using VHDL ?

Last Answer : Ans-you can use software like altera write the required programme download to the chip here is your software ic

In VHDL all the statements written inside a process statement are ...

Description : In VHDL all the statements written inside a process statement are  a. Concurrent b. Sequential  c. Both (a) and (b) d. None of the above

Last Answer : In VHDL all the statement written inside a process statement are Sequential

State any one process for wafer fabrication with diagram

Description : State any one process for wafer fabrication with diagram

Last Answer : Wafer Processing: The basis raw material used is a disk of silicon, which is between 75 mm to 150 mm in diameter and is less than 1mm thick used in semi-conductor plants. Wafers are cut ... Following slicing at least one face of the wafer is polished to flat scratch free mirror finish surface.

Explain the shift and logical operations.

Description : Explain the shift and logical operations.

Last Answer : Each of the operators takes an array of BIT or BOOLEAN as the left operand and an integer value as theright operand and performs the specified operation. The sll operator ( shift left logical) and srl ... BIT type is represented by the values 0 and 1 while the Boolean type by True and False.

Draw design flow of ASIC and explain it.

Description : Draw design flow of ASIC and explain it.

Last Answer : Specifications: In this step all the functionality and features are defined, such as power consumption, voltage reference, timing restrictions and performing criterion. Chip planning is also performed ... fabrication, the wafer is diced into individual chips. Each Chip is packaged and tested.

Explain basic architecture of Sparton-3 FPGA series.

Description : Explain basic architecture of Sparton-3 FPGA series.

Last Answer : The Spartan-3E family architecture consists of five fundamental programmable functional elements:  Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) ... fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. 

Draw CMOS inverter characteristic and explain it.

Description : Draw CMOS inverter characteristic and explain it.

Last Answer : Characteristics: The characteristics of CMOS inverter depend on the charging and discharging of the load capacitance CL through the PMOS and NMOS transistors respectively. The finite time taken for this charging ... pass from input to output High-to-low delay (tdf) Low-to-high delay (tdr)

What is test bench? Write its applications

Description : What is test bench? Write its applications

Last Answer : Test Bench: A test bench is used to verify the functionality of the design. We need to stimulate our designs in order to test their functionality. Stimulus in a real system is from an ... the entity under test and to collect output responses. 6. To compare output responses with expected values.

Explain event scheduling with suitable example.

Description : Explain event scheduling with suitable example.

Last Answer : Event scheduling: The assignment to signal x does not happen instantly. Each of the values assigned to x contain an afterclause. The mechanism for delaying the new value is called scheduling an event. By ... value. Event is nothing but change on target signal which is to be updated. Example: X

Define the following terms : 1) Noise margin 2) Power fanout 3) Skew 4) Meta stability

Description : Define the following terms : 1) Noise margin 2) Power fanout 3) Skew 4) Meta stability

Last Answer : 1) Noise Margin: It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without performing a wrong operation) ... OR  A metastable state is half way between logic 0 and logic 1 .It is undefined state.

What do you meant by sensitivity list and zero modeling?

Description : What do you meant by sensitivity list and zero modeling?

Last Answer : Sensitivity list: Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended. Ex. F

Describe Twin-tube process with diagram.

Description : Describe Twin-tube process with diagram.

Last Answer : Twin Tub Process:  A logical extension of the p-well and n-well approaches is the twin-tub fabrication process.  In this process, a substrate of high resistivity of n-type material ... manufacturing tolerances results.  This is particularly important as far as latch up is concerned.

Compare Mealy M/C with Moore M/C.

Description : Compare Mealy M/C with Moore M/C.

Last Answer : MOORE MACHINE MELAY MACHINE 1 Output is function of state of machine Output is function of state of machine and present input condition.  2 Requires more number of states Requires ... Output is at the time of state transition 6 Block diagram: Block diagram:

What do you mean by simulation? Why it is necessary?

Description : What do you mean by simulation? Why it is necessary?

Last Answer : Simulation is functional emulation of a circuit design through software programs that use models to replicate how a device will perform in terms of timing and results. It should be ... Simulation is used for design verification: Validate assumptions, Verify logic, Verify performance (timing)

Design Y=AB.CD using CMOS logic.

Description : Design Y=AB.CD using CMOS logic.

Last Answer : Y=AB.CD using CMOS logic

Explain fabrication using N-well process.

Description : Explain fabrication using N-well process.

Last Answer : N-Well process: The N-well CMOS circuits are getting more popular because of the lower substrate bias effect on transistor threshold voltage and lower parasitic capacitances associated with source ... overall passivation layer is formed and the openings for accessing bonding pads are defined. 

Compare FPGA and CPLD.

Description : Compare FPGA and CPLD.

Last Answer : Sr no: FPGA CPLD 1 It is field programmable gate array. It is complex programmable logic device. 2 Capacity is defined in terms of number of gates available. ... 8 FPGA are available in wide density range. CPLD contain fewer registers but have better performance.

Explain estimation of channel capacitance of CMOS.

Description : Explain estimation of channel capacitance of CMOS.

Last Answer : Capacitance estimation: The dynamic response i.e. switching speed of MOS system depends on capacitance associated with the MOS devices which are formed by different layers in MOS transistors ... are due to three dimensional, distributed charge voltage relations within the device structure. 

Compare Asynchronous sequential and synchronous sequential circuits.

Description : Compare Asynchronous sequential and synchronous sequential circuits.

Last Answer : SR. NO. ASYNCHRONOUS SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUITS. 1 Output can be changed at any instant of time by changing the input Output changes at discrete ... the counter change state simultaneously. This is because all the flip-flops are clocked simultaneously.

The transmit and receive elements of a sound-powered telephone handset are _____________. A. identical and can be used for either function B. of similar construction but different enough to be used only for its own function C. of very different construction and MUST be used only for its own function D. constructed so that each can fit only in its own recess

Description : The transmit and receive elements of a sound-powered telephone handset are _____________. A. identical and can be used for either function B. of similar construction but different enough to be used only for ... only for its own function D. constructed so that each can fit only in its own recess

Last Answer : Answer: A

The transfer function of a system is 10/(1+s) when operating as a unity feedback system, the steady state error to a step input will be a) 0 b) 1/11 c) 10 d) Infinity

Description : The transfer function of a system is 10/(1+s) when operating as a unity feedback system, the steady state error to a step input will be a) 0 b) 1/11 c) 10 d) Infinity

Last Answer : Ans: 1/11