Explain basic architecture of Sparton-3 FPGA series.

1 Answer

Answer :


The Spartan-3E family architecture consists of five fundamental programmable functional elements: 

Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) that implement logic plus storage elements used as flip-flops or latches. CLBs perform a wide variety of logical functions as well as store data. 

Input/ Output Blocks (IOBs): Control the flow of data between the I/O pins and the internal logic of the device. Each IOB supports bidirectional data flow plus 3-state operation. Double Data-Rate (DDR) registers are included.

Block RAM : Provides data storage in the form of 18-Kbit dual-port blocks. 

Multiplier Blocks : Accept two 18-bit binary numbers as inputs and calculate the product. 

Digital Clock Manager (DCM): Blocks provide self-calibrating, fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. 

Related questions

Description : Compare FPGA and CPLD.

Last Answer : Sr no: FPGA CPLD 1 It is field programmable gate array. It is complex programmable logic device. 2 Capacity is defined in terms of number of gates available. ... 8 FPGA are available in wide density range. CPLD contain fewer registers but have better performance.

Description : Is FPGA a volatile device?

Last Answer : Yes, FPGA is a volatile device.

Last Answer : field-programmable gate array (FPGA) (1) a programmable logic device that consists of a matrix of programmable cells embedded in a programmable routing mesh. The combined programming of ... serve many different applications. FPGAs consist of SRAMS, gates, latches, and programmable interconnects.

Description : Field Programmable Gate Array (FPGA)

Last Answer : Field Programmable Gate Array (FPGA) FPGA is field programmable gate array. FPGA are PLDs which are made from interconnected small macro cells. It is made from logic cells. Logic ... . Volatile. Large number of pins. Slow design software. Don't provide fix delay.

Description : Write the syntax of entity and architecture used in VHDL and explain it.

Last Answer : Entity declaration: It defines the names. Input output signals and modes of a hardware module. Also it provides the external interface of an entity. It is a black box view. Syntax ... _name of entity_ name  Architecture_ declaration_ name;  begin  Statement;  end architecture_ name;

Description : What is FPGA ?

Last Answer : The full form of FPGA is Field Programmable Gate Array . FPGI is the latest addition to the world of electronics. At one time an IC's circuit made up of billions of transistors was used to ... were two completely different things but now there is a whole new kind of combination between the two.

Description : What is the full form of FPGA ?

Last Answer : FPGA stands for Field Prohrammable Gate Arrays.

Last Answer : FPGA stands for Field Programmable Gate Arrays

Description : Normally, the FPGA resources are used less than 70% because:  a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases

Last Answer : Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

Description : Explain the shift and logical operations.

Last Answer : Each of the operators takes an array of BIT or BOOLEAN as the left operand and an integer value as theright operand and performs the specified operation. The sll operator ( shift left logical) and srl ... BIT type is represented by the values 0 and 1 while the Boolean type by True and False.

Description : Draw design flow of ASIC and explain it.

Last Answer : Specifications: In this step all the functionality and features are defined, such as power consumption, voltage reference, timing restrictions and performing criterion. Chip planning is also performed ... fabrication, the wafer is diced into individual chips. Each Chip is packaged and tested.

Description : Draw CMOS inverter characteristic and explain it.

Last Answer : Characteristics: The characteristics of CMOS inverter depend on the charging and discharging of the load capacitance CL through the PMOS and NMOS transistors respectively. The finite time taken for this charging ... pass from input to output High-to-low delay (tdf) Low-to-high delay (tdr)

Description : Explain event scheduling with suitable example.

Last Answer : Event scheduling: The assignment to signal x does not happen instantly. Each of the values assigned to x contain an afterclause. The mechanism for delaying the new value is called scheduling an event. By ... value. Event is nothing but change on target signal which is to be updated. Example: X

Description : Explain fabrication using N-well process.

Last Answer : N-Well process: The N-well CMOS circuits are getting more popular because of the lower substrate bias effect on transistor threshold voltage and lower parasitic capacitances associated with source ... overall passivation layer is formed and the openings for accessing bonding pads are defined. 

Description : Explain estimation of channel capacitance of CMOS.

Last Answer : Capacitance estimation: The dynamic response i.e. switching speed of MOS system depends on capacitance associated with the MOS devices which are formed by different layers in MOS transistors ... are due to three dimensional, distributed charge voltage relations within the device structure. 

Description : Explain the basic architecture of digital switching systems. Explain in detail companding.

Last Answer : A simple N X N time division space switch is shown in Fig. The switch can be represented in an equivalence form as a two-stage network with N X 1 and 1 X N switching matrices for the first and ... = Parameter used to define the amount of compression  Vout = Compressed output voltage. 

Description : State the function of each step elements of VHDL.

Last Answer : 1. Library: Many design elements such as packages, definitions and entireentity architecture pairs can be placed in a library. 2. Entity: describes input and output 3. Architecture: operational flow of ... design elements like subprograms and procedures can be placed in a package for re-use. 

Description : What is test bench? Write its applications

Last Answer : Test Bench: A test bench is used to verify the functionality of the design. We need to stimulate our designs in order to test their functionality. Stimulus in a real system is from an ... the entity under test and to collect output responses. 6. To compare output responses with expected values.

Description : Define the following terms : 1) Noise margin 2) Power fanout 3) Skew 4) Meta stability

Last Answer : 1) Noise Margin: It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without performing a wrong operation) ... OR  A metastable state is half way between logic 0 and logic 1 .It is undefined state.

Description : Compare signals and variables in VHDL

Last Answer : Sr. No Signals Variables 1 Signal objects are used to connect entities together to form model Variables are used for local storage in process statements and subprograms. 2 ... only. 5 Signals need more information so more memory Variables take less memory

Description : What do you meant by sensitivity list and zero modeling?

Last Answer : Sensitivity list: Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended. Ex. F

Description : Describe Twin-tube process with diagram.

Last Answer : Twin Tub Process:  A logical extension of the p-well and n-well approaches is the twin-tub fabrication process.  In this process, a substrate of high resistivity of n-type material ... manufacturing tolerances results.  This is particularly important as far as latch up is concerned.

Description : Compare Mealy M/C with Moore M/C.

Last Answer : MOORE MACHINE MELAY MACHINE 1 Output is function of state of machine Output is function of state of machine and present input condition.  2 Requires more number of states Requires ... Output is at the time of state transition 6 Block diagram: Block diagram:

Description : What do you mean by simulation? Why it is necessary?

Last Answer : Simulation is functional emulation of a circuit design through software programs that use models to replicate how a device will perform in terms of timing and results. It should be ... Simulation is used for design verification: Validate assumptions, Verify logic, Verify performance (timing)

Description : Design Y=AB.CD using CMOS logic.

Last Answer : Y=AB.CD using CMOS logic

Description : State any one process for wafer fabrication with diagram

Last Answer : Wafer Processing: The basis raw material used is a disk of silicon, which is between 75 mm to 150 mm in diameter and is less than 1mm thick used in semi-conductor plants. Wafers are cut ... Following slicing at least one face of the wafer is polished to flat scratch free mirror finish surface.

Description : State any 4 features of VHDL.

Last Answer : 1. It is a concurrent language that is it can execute statements at same time in parallel as in hardware.  2. It is a sequential language that is it can execute sequential statements one at a ... for asynchronous resets.  18. Logical statement (like case and if/then) endings are clearly marked.

Description : Compare Asynchronous sequential and synchronous sequential circuits.

Last Answer : SR. NO. ASYNCHRONOUS SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUITS. 1 Output can be changed at any instant of time by changing the input Output changes at discrete ... the counter change state simultaneously. This is because all the flip-flops are clocked simultaneously.

Description : Computer’s basic architecture was developed by a. John Von Neumann b. Charles Babbage c. Blaiscpascal d. Jordan Murn

Last Answer : a. John Von Neumann

Description : A .................... architecture assigns only a few essential functions to the kernel, including address spaces, Inter process communication(IPC) and basic scheduling. A) Monolithic kernel B) Micro kernel C) Macro kernel D) Mini kernel

Last Answer : B) Micro kernel

Description : Explain the architecture of SS7 and compare with seven-layer OSI architecture.

Last Answer : A block schematic diagram of the CCITT no. 7 signaling system is shown in fig. Signal messages are passed from the central processor of the sending exchange to the CCS system. This consists of the microprocessor based ... part (TUE), the data user part(DUP) and the (ISDN) user part (ISDN-UP).  

Description : Draw the Internet architecture [TCP/IP architecture] and explain the functionalities of each layer in detail.

Last Answer : ∙ NET1, NET2, and so on. combination of hardware (e.g., a network adaptor) and software(e.g., a network device driver). Ethernet or Fiber Distributed Data Interface (FDDI) ... ), and SMTP (Simple Mail Transfer Protocol, or electronic mail), enable interoperation of popular applications.

Description : Draw the OSI Network architecture and explain the functionalities of each layer in detail.

Last Answer : Physical layer ∙ Data link layer ∙ Network layer ∙ Transport layer ∙ Session layer ∙ Presentation layer ∙ Application layer

Description : Explain GSM architecture in detail.

Last Answer : A GSM system consists of three subsystems, the radio sub system (RSS), the network and switching subsystem (NSS), and the operation subsystem (OSS). 1. Radio subsystem The radio subsystem (RSS) ... follows: - Reserves radio frequencies. - Handles the handover. - Performs paging of the MS.

Description : Explain the architecture of Bluetooth technology with suitable diagram.

Last Answer : Bluetooth is short range wireless technology. Range of Bluetooth is 10 meters. Bluetooth Architecture defines 2 types of networks. 1)Piconet 2)Scatternet Piconet: - It is a Bluetooth network that ... . This node is called bridge slave. This node cannot be the master of two piconets.

Description : Explain architecture of Intel chipset 945G with Diagram.

Last Answer : Architecture of Intel chipset 945G The Intel 945G chipset family includes 3 members 945G, 945P and 945TL. It supports Intel new dual core Pentium. Processor & also supports ... incorporates Intel graphic media accelerator integrated on board. It uses ICH7 which is faster than ICH6.

Description : Explain three level architecture of Database

Last Answer : There are following three levels or layers of DBMS architecture: External Level : Describes part of the database that a particular user group is interested in. Conceptual Level: Describes structure of ... is the one that concerns the way the data are physically stored on the hardware.

Description : Explain three tier architecture of database with the help of diagram.

Last Answer : Application server or Web server *Adds intermediate layer between client and the database server *Runs application programs and stores business rules Clients contain GUI interfaces and ... GUI format. Thus the user interfaces, application rules and the database acts as three tier.