Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Which processor has a single instruction multiple data stream organization that manipulates the common
instruction by means of multiple functional units.
a. Attached array processor
b. SIMD array processor
c. Both
d. None
by

1 Answer

Answer :

b. SIMD array processor
by

Related questions

Which are the types of array processor: a. Attached array processor b. SIMD array processor c. Both d. None

Description : Which are the types of array processor: a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : c. Both

SIMD stands for: a. System instruction multiple data b. Single instruction multiple data c. Symmetric instruction multiple data d. Scale instruction multiple data

Description : SIMD stands for: a. System instruction multiple data b. Single instruction multiple data c. Symmetric instruction multiple data d. Scale instruction multiple data

Last Answer : b. Single instruction multiple data

How many ALU(s) is/are control by one control unit is SIMD (single instruction stream, multiple data stream) architecture? a) one or more ALUs b) One ALU c) Only two ALU d) Impossible to say

Description : How many ALU(s) is/are control by one control unit is SIMD (single instruction stream, multiple data stream) architecture? a) one or more ALUs b) One ALU c) Only two ALU d) Impossible to say

Last Answer : a) one or more ALUs

Von Neumann Architecture is a _______ A. Multiple Instruction Multiple Data(MIMD) B. Single Instruction Multiple Data(SIMD) C. Multiple Instruction Single Data(MISD) D. Single Instruction Single Data(SISD)

Description : Von Neumann Architecture is a _______ A. Multiple Instruction Multiple Data(MIMD) B. Single Instruction Multiple Data(SIMD) C. Multiple Instruction Single Data(MISD) D. Single Instruction Single Data(SISD)

Last Answer : D. Single Instruction Single Data(SISD)

Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

MIMD stands for: a. Multiple input multiple data b. Memory input multiple data c. Multiple instruction multiple data d. Memory instruction multiple data

Description : MIMD stands for: a. Multiple input multiple data b. Memory input multiple data c. Multiple instruction multiple data d. Memory instruction multiple data

Last Answer : c. Multiple instruction multiple data

The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Description : The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Last Answer : d. Instruction

One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Description : One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Last Answer : c. Control unit

Carrier is A. One or more conductors that serve as a common connection for a related group of devices B. a continuous frequency capableof being modulated or impressed witha second signal C. the condition whentwo or more sections attempt to use the same channel at the same time D. a collection of interconnected functional units that provides a data communications service among stations attached tothe network E. None of the above

Description : Carrier is A. One or more conductors that serve as a common connection for a related group of devices B. a continuous frequency capableof being modulated or impressed witha second signal C. ... that provides a data communications service among stations attached tothe network E. None of the above

Last Answer : a continuous frequency capableof being modulated or impressed witha second signa

Contention is A. One or more conductors that serve as a common connection for a related group of devices B. a continuous frequency capableof being modulated or impressed witha second signal C. the condition whentwo or more stations attempt to use the same channel at the same time D. a collection of interconnected functional units that provides a data communications service among stations attached tothe network E. None of the above

Description : Contention is A. One or more conductors that serve as a common connection for a related group of devices B. a continuous frequency capableof being modulated or impressed witha second signal C. ... that provides a data communications service among stations attached tothe network E. None of the above

Last Answer : the condition whentwo or more stations attempt to use the same channel at the same time

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

The length of instruction set depends on: a. Data size b. Memory size c. Both d. None

Description : The length of instruction set depends on: a. Data size b. Memory size c. Both d. None

Last Answer : b. Memory size

Arithmetic instruction are used to perform operation on: a. Numerical data b. Non-numerical data c. Both d. None

Description : Arithmetic instruction are used to perform operation on: a. Numerical data b. Non-numerical data c. Both d. None

Last Answer : a. Numerical data

Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Description : Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Last Answer : c. Itis an external analogy to exception

Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

is just like a circular array: a. Data b. Register c. ALU d. CPU

Description : is just like a circular array: a. Data b. Register c. ALU d. CPU

Last Answer : b. Register

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

The contents of the program counter isthe __——__—oof the instruction to be run. a. Data b. Address c. Counter d. None of these

Description : The contents of the program counter isthe __——__—oof the instruction to be run. a. Data b. Address c. Counter d. None of these

Last Answer : b. Address

Which is the most important component of a digit computer that interprets the instruction and processes the data contained in computer programs: MU b. ALU c. CPU d. PC

Description : Which is the most important component of a digit computer that interprets the instruction and processes the data contained in computer programs: MU b. ALU c. CPU d. PC

Last Answer : c. CPU

Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Description : Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Last Answer : c. Instruction cache

Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Description : Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Last Answer : b. Main memory

In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Description : In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Last Answer : a. Art

Which is data manipulation types are. a. Arithmetic instruction b. Shift instruction c. Logical and bit manipulation instructions d. All of these

Description : Which is data manipulation types are. a. Arithmetic instruction b. Shift instruction c. Logical and bit manipulation instructions d. All of these

Last Answer : d. All of these

In which instruction are used to perform Boolean operation on non-numerical data: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Description : In which instruction are used to perform Boolean operation on non-numerical data: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Last Answer : a. Logical and bit manipulation

The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Description : The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Last Answer : a) Parallel, byte stream.

Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Description : Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Last Answer : b. After completing the I/O operation the device interrupt the processor

Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Description : Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Last Answer : . Critical sectio

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Description : is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Last Answer : a. Execute

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Description : Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Last Answer : ce. Both

Which instruction are 32 bits long , with extra 16 bits. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are 32 bits long , with extra 16 bits. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Which are instruction in which two machine cycle are required: a. Instruction cycle b. Memory reference instruction c. Both d. None of these

Description : Which are instruction in which two machine cycle are required: a. Instruction cycle b. Memory reference instruction c. Both d. None of these

Last Answer : b. Memory reference instruction

Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text and symbols: a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text ... : a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Description : is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Last Answer : c. Both

Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Description : Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Last Answer : b. Microcode

In instruction formats instruction is represent by a___ _ of bits: a. Sequence b. Parallel c. Both d. None

Description : In instruction formats instruction is represent by a___ _ of bits: a. Sequence b. Parallel c. Both d. None

Last Answer : a. Sequence

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Description : In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Last Answer : a. RISC

The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Description : The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Last Answer : ce. Both

An instruction code must specify the address of the__. a. Opecode b. Operand c. Both d. None

Description : An instruction code must specify the address of the__. a. Opecode b. Operand c. Both d. None

Last Answer : b. Operand

In program control the instruction is set for the statement in a: a. Parallel b. Sequence c. Both d. None

Description : In program control the instruction is set for the statement in a: a. Parallel b. Sequence c. Both d. None

Last Answer : b. Sequence

Rules of FSM are encoded in. a. ROM b. Random logic c. Programmable logic array d. Allof these

Description : Rules of FSM are encoded in. a. ROM b. Random logic c. Programmable logic array d. Allof these

Last Answer : d. Allof these

Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Description : Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Last Answer : a. Progrmmable Logic Array

___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Description : ___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Last Answer : a. Stack

Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Description : Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Last Answer : b. Hard disk

Which unit works as an interface between the processor and all the memories on chip or off- chip: a. Timing unit b. Control unit c. Memory control unit d All of these

Description : Which unit works as an interface between the processor and all the memories on chip or off- chip: a. Timing unit b. Control unit c. Memory control unit d All of these

Last Answer : c. Memory control unit

Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor