If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A
by

1 Answer

Answer :

Contents of Acc will be 22H ( as RR A divides acc by 2)
by

Related questions

Describe Briefly The Accumulator Register Of 8085.?

Description : Describe Briefly The Accumulator Register Of 8085.?

Last Answer : Answer :It is one of the most important 8 bit register of 8085 It is responsible for coordinating input and output to and from the microprocessor through it. The primary purpose of ... logical operations. This accumulator register is mainly used for arithmetic, logical, store and rotate operations.

Write A Program That Will Store The Contents Of An Accumulator And Flag Register At Locations 2000h And 2001h.?

Description : Write A Program That Will Store The Contents Of An Accumulator And Flag Register At Locations 2000h And 2001h.?

Last Answer : Answer :By making use of the Push & Pop instructions the program can be written as: LXISP, 4000H - this step initiates the SP at 4000h. PUSH PSW - the contents of the accumulator and flag are pushed into the stack. POP B MOV A, B STA 2000H MOV A, C STA 2001H HLT

What is the Result of RR A instruction if accumulator contains 1000 0000. a) 0000 0001 b) 0000 0000 c) 0100 0000 d) 0000 0010

Description : What is the Result of RR A instruction if accumulator contains 1000 0000. a) 0000 0001 b) 0000 0000 c) 0100 0000 d) 0000 0010

Last Answer : a) 0000 0001

The content of the accumulator after the execution of the following 8085 assembly language program, is: MVI A, 42H MVI B, 05H UGC: ADD B DCR B JNZ UGC ADI 25H HLT (A) 82 H (B) 78 H (C) 76 H (D) 47 H

Description : The content of the accumulator after the execution of the following 8085 assembly language program, is: MVI A, 42H  MVI B, 05H UGC: ADD B DCR B JNZ UGC ADI 25H HLT (A) 82 H (B) 78 H (C) 76 H (D) 47 H

Last Answer : (C) 76 H

The Complement Accumulator (CMA) instruction of 8085 processor on execution affects...

Description : The Complement Accumulator (CMA) instruction of 8085 processor on execution affects a. Zero Flag b. Sign Flag c. Carry Flag d. None of the flags

Last Answer : B

The content of the accumulator after the execution of the following 8085 assembly language program, is MVI A, 35H MOV B, A STC CMC RAR XRA B (A) 00H (B) 35H (C) EFH (D) 2FH

Description : The content of the accumulator after the execution of the following 8085 assembly language program, is MVI A, 35H MOV B, A STC CMC RAR XRA B (A) 00H (B) 35H (C) EFH (D) 2FH

Last Answer : (D) 2FH

The contents of accumulator before CMA instruction is A5H. Its content after instructionexecution isa) A5H b) 5AH

Description : The contents of accumulator before CMA instruction is A5H. Its content after instructionexecution isa) A5H b) 5AH

Last Answer : b) 5AH

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

If the contents of an accumulator are Ex-ORed with itself and placed in the accumulator itself, then

Description : If the contents of an accumulator are Ex-ORed with itself and placed in the accumulator itself, then  A) Carry flag will be set B) The accumulator contains all 1’s C) The zero flag is set D) The accumulator contents are shifted left by one bit

Last Answer : If the contents of an accumulator are Ex-ORed with itself and placed in the accumulator itself, then The zero flag is set 

The act of writing new data into register (1) is possible only when the register is an accumulator (2) is possible only when the register is an accumulator or instruction register (3) erases the previous contents of the register (4) is non-destructive to existing contents

Description : The act of writing new data into register (1) is possible only when the register is an accumulator (2) is possible only when the register is an accumulator or instruction register (3) erases the previous contents of the register (4) is non-destructive to existing contents

Last Answer :  is possible only when the register is an accumulator or instruction register

What the Difference between accumulator and instruction register 8080?

Description : What the Difference between accumulator and instruction register 8080?

Last Answer : Examples: /360: no accumulator 8080: A 6800: A and B 8086: AX ...

The ___________ contains the address of the next instruction to be executed. a) IR b) PC c) Accumulator d) System counter

Description : The ___________ contains the address of the next instruction to be executed. a) IR b) PC c) Accumulator d) System counter

Last Answer : Answer: b Explanation: PC stands for program counter (It contains the address of the next instruction to be executed)

A group of bits that tell the computer to perform a specific operation is known as_______ A. Instruction code B. Micro-operation C. Accumulator D. Register

Description : A group of bits that tell the computer to perform a specific operation is known as_______ A. Instruction code B. Micro-operation C. Accumulator D. Register

Last Answer : A. Instruction code

The load instruction is mostly used to designate a transfer from memory to a processor register known as_________ A. Accumulator B. Instruction Register C. Program counter D. Memory address Register

Description : The load instruction is mostly used to designate a transfer from memory to a processor register known as_________ A. Accumulator B. Instruction Register C. Program counter D. Memory address Register

Last Answer : A. Accumulator

A basic instruction that can be interpreted by computer generally has ________ A. An operand and an address B. decoder and an accumulator C. Sequence register and decoder D. None of the Above

Description : A basic instruction that can be interpreted by computer generally has ________ A. An operand and an address B. decoder and an accumulator C. Sequence register and decoder D. None of the Above

Last Answer : A. An operand and an address

In microprocessor the next instruction to be executed is stored in a) Program Counter b) Stack Pointer c) Memory Pointer d) Accumulator

Description : In microprocessor the next instruction to be executed is stored in a) Program Counter b) Stack Pointer c) Memory Pointer d) Accumulator

Last Answer : Ans: Program Counter

When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

Which of the following instruction perform the move accumulator to external RAM of 16bit address? a) MOV @ DPTR, A b) MOVX @ Ri, A c) MOV A, @ Ri d) MOVX @ DPTR, A

Description : Which of the following instruction perform the move accumulator to external RAM of 16bit address? a) MOV @ DPTR, A b) MOVX @ Ri, A c) MOV A, @ Ri d) MOVX @ DPTR, A

Last Answer : c) MOV A, @ Ri

Which of the following instruction perform as of indirect RAM to accumulator? a) MOV A, Rn b) MOV @Ri, A c) MOV A, @Ri d) MOV Rn, A

Description : Which of the following instruction perform as of indirect RAM to accumulator? a) MOV A, Rn b) MOV @Ri, A c) MOV A, @Ri d) MOV Rn, A

Last Answer : c) MOV A, @Ri

A single instruction to clear the lower four bits of the accumulator I 8085 assembly language is:

Last Answer : A single instruction to clear the lower four bits of the accumulator I 8085 assembly language is: ANI FOH

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

In an 8085 microprocessor, after the execution of XRA A instruction

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be:

Description : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: (1) Decimals 8 (2) Decimal 16 (3) Decimal 32 (4) Decimal 2 

Last Answer : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: Decimal 32

Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics (a set of letters) and the code must be assembled into machine language for execution d) All of the Above e) None of These

Description : Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics ... be assembled into machine language for execution d) All of the Above e) None of These

Last Answer : e) None of These

A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

Description : A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

Last Answer : Answer : D

What do you call a program in execution? a) Command b) Process c) Task d) Instruction

Description : What do you call a program in execution? a) Command b) Process c) Task d) Instruction

Last Answer : Answer: b Explanation: Option Process is correct. A program is a set of instructions. A program in execution is called a process

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

Description : The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

Last Answer : b. Execution time

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Description : Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Last Answer : ce. Both

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Description : Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Last Answer : d. Microinstraction Sequencing

Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Description : Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Last Answer : c. Instruction cache

state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Description : state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Last Answer : a. Major

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : All of above

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Description : The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Last Answer : c) Program Counter

The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

Description : The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

Last Answer : 3) Multiprocessing

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : d. All of above

What are the five steps in MIPS instruction execution?

Description : What are the five steps in MIPS instruction execution?

Last Answer : 1. Fetch instruction from memory. 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously. 3. Execute the operation or calculate an address. 4. Access an operand in data memory. 5. Write the result into a register.

AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

Description : AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

Last Answer : architecture of embedded system consists of

Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

A ______ Instruction at the end of interrupt service program takes the execution back to the

Description : A ______ Instruction at the end of interrupt service program takes the execution back to the interrupted program.   (a) Forward (b) Return (c) Data (d) Line 

Last Answer : A Return Instruction at the end of interrupt service program takes the execution back to the interrupted program.

Instruction execution.

Last Answer : Instruction execution has 5 basic stages:1. Fetch instruction:The task of reading the next instruction from memory into the instruction register.2. Decode instruction:The task of determining what operation ... into an appropriate register.5. Store results:The task of writing a register into memory.

The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged.

Description : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Last Answer : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Description : Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Last Answer : Instructions ii) and iv) are direct addressing as 80H and 45H are direct addresses