1 Answer

Answer :

A design metric is a measure of a implementations features such as cost, size, performance and power.

Commonly used design metrics are:

1.NRE cost:

NRE stands for non recurring engineering cost. The one time monetary cost of Designing the system once the system is designed, any number of units can be manufactured without incurring any additional design cost . Hence the term non recurring.

2.Unit cost:

The monetary cost of manufacturing is copy of the system, excluding NRE cost.


The physical space required by the system. It is often measured in bytes for software and Gates or transistor for Hardware.


The performance is the execution time of the system.


The amount of power consumed by the system, which may determine the lifetime of a battery or quilling requirements of the IC, since more power means more heat.


The ability to change the functionality of the system without incurring heavy NRE cost.

7. Time to prototype:

The time needed to build a working version of the system, which may be bigger or more expensive than the final system implementation but it can be used to verify the system usefulness and correctness and to refine the systems functionality.

8.Time to market:

The time required to develop a system to the point that it can be release and sold to customers. The main contributors are designed time, manufacturing time, and testing time.


The ability to modify the system after its initial release, especially by designers who did not originally designed the system.


It's our confidence that we have implemented the systems functionality correctly. We can check the functionality throughout the process of Designing the system, and we can insert test circuitry to check that manufacturing was correct.


The probability that the system will not cause harm.

Like 0 like

Please log in or register to answer this question.

Related questions


Description : a) Time to market b) The performance

Last Answer : a) Time to market :Time to market is the time from development of an embedded system to sell it to customers is called time to market. For more profit, the time to market should be ... losses due to delayed entry.b) Performance :Latency and throughput are the two main measures of performance.

1 answer

Description : Differentiate general purpose processor, single purpose processor and ASIC with respect to design matrix, with suitable example.

Last Answer : General purpose processorGeneral purpose processor is a Programmable device.General purpose processor used in microprocessor.General purpose processor have general data path with large register ... Examples of application specific processor are embedded microcontroller, network processor and DSP.

1 answer

Description : What is watchdog timer ? Explain the implementation of time out for ATM with block diagram and program.

Last Answer : A special type of timer is a watchdog timer, which will reset the system after a predefined timeout. Watchdog timer reset timer every X time unit, else timer generates a signal ... be loaded into timereg. This is to prevent erroneous software from unintentionally resetting the watchdog timer.

1 answer

Last Answer : Various features of Linux that are used in embedded systems are as follows : Linux is multiuser operating system. Linux is open source and free. Linux can be ... Linux supports handling of errors. Real-time Linux supports the group scheduling functions.

1 answer

Description : Which allows for a simple and matrix implementation of all the basic algorithm? a) HMM b) Restricted structure of HMM c) Temporary model

Last Answer : b) Restricted structure of HMM

1 answer

Description : Sketch internal design of 4x3 ROM.

Last Answer : The internal design of 4x3 ROM

1 answer

Description : Describe different RT level computational and sequential components used to design single function processors.

Last Answer : RT-level combinational components:- To reduce the complexity in digital logic, combinational components are used, which are more powerful than logic gates.  Such combinational ... during a clock edge. An asynchronous inputs value effects the circuit independent of the clock.

1 answer

Description : What is design technology? Explain top down design process.

Last Answer : Design technology: Design technology is the manner in which we convert our concept desired system into an implementation. The three main design technologies are 1. Compilation/Synthesis ... general purpose processors and A Gate-level Netlist for special-purpose processors.

1 answer

Description : What are the stages in the compilation process? A) Feasibility study, system design and testing B) Implementation and documentation C) Lexical Analysis, syntax analysis, and code generation D) None of the above

Last Answer : Answer : C

1 answer

Description : A CPA firm is considered independent when it performs which of the following services for a publicly traded audit client? a. Serving as a member of the client's board of directors. b. ... approved by the board of directors. d. Determining which accounting policies will be adopted by the client

Last Answer : Tax return preparation as approved by the board of directors.

1 answer

Description : A CPA firm is considered independent when it performs which of the following services for a publicly traded audit client? a. Serving as a member of the client's board of directors. b. ... approved by the board of directors. d. Determining which accounting policies will be adopted by the client

Last Answer : Tax return preparation as approved by the board of directors.

1 answer

Description : A CPA firm is considered independent when it performs which of the following services for a publicly-traded audit client? a. Serving as a member of the client's board of directors. b. ... information system design and implementation. d. Tax return preparation as approved by the board of directors.

Last Answer : Tax return preparation as approved by the board of directors.

1 answer

Description : Evaluating testability of the requirements and system are a part of which phase:- a) Test Analysis and Design b) Test Planning and control c) Test Implementation and execution d) Evaluating ... text box which accepts alphabets in lower or upper case. Identify the invalid Equivalence class value.

Last Answer : a) Test Analysis and Design

2 answers

Description : State True or False. i) Master Development Plan basically is a schedule of various applications to be comprised. ii) It consists of start and finish dates of a system analysis, design implementation and maintenance activities. ... B) i-False, ii-True C) i-True, ii-False D) i-False, ii-False

Last Answer : A) i-True, ii-True

1 answer

Description : List and describe three general approaches to improve designer productivity.

Last Answer : Automation: The task of using a computer program to replace manual design effort. The program replaces manual design effort. Synthesis. Reuse: The ... correctness/completeness of each design step. Hardware/software co-simulation.

1 answer

Description : List and explain the various functions supported by Linux/RTLinux.

Last Answer : Various functions of RTLinux is as follows: Interrupt handling functions

1 answer

Description : The life cycle can be said to consist of a series of phases. The  classical model is referred to as the waterfall model. Which phase  may be defined as The concept is explored and refined, ... client's requirements are elicited? (a) Requirements (b) Specification (c) Design d) Implementation

Last Answer : (a) Requirements

1 answer

Description : Which one of the following is not a fundamental activity for processes in engineering ? a) Verification b) Validation c) design and implementation d) evolution e) specification

Last Answer : a) Verification

1 answer

Description : When estimating project time schedules using industry standards for a systems project,  the following values are acceptable: 15% for planning, 25% for analysis, 50% for design,  and 10% for implementation.

Last Answer : Ans: False

1 answer
1 view

Description : When is the project's amount at stake the lowest 1. conceptual  2. design  3. close-out  4. implementation

Last Answer : 1. conceptual

1 answer

Description : In which of the following project phases is the project schedule developed? 1. Conceptual  2. Planning  3. Implementation  4. Design

Last Answer : 2. Planning

1 answer

Description : The provision of services by a firm or network firm to an audit client that involve the design and implementation of financial information technology systems that are used to generate information forming ... Self-interest threat. b. Self-review threat. c. Intimidation threat. d. Familiarity threat

Last Answer : Self-review threat

1 answer

Description : Defects are least costly to correct at what stage of the development cycle? A. Requirements B. Analysis & Design C. Construction D. Implementation

Last Answer : A. Requirements

1 answer

Description : The statement the study, design, development, implementation, support or management of computer-based information systems, particularly software applications and computer Hardware refers to (A) Information ... ICT) (C) Information and Data Technology (IDT) (D) Artificial Intelligence (AI)

Last Answer : (A) Information Technology (IT)

1 answer

Description : Explain the need to consider following factors in design matrix of embedded system: (i) Processor (ii) Memory (iii) Power (iv) Non- recurring engineering cost.

Last Answer : 1. Processor: Selection of processor depends upon amount of processing power and the register width required. Powerful 8bit, 16 bit, 32 bit & 64bit processors are available. The clock speed ... system is designed any number of units can be manufactured without incurring any additional design cost.

1 answer

Description : Could you please list down some of common task used during implementation

Last Answer : Here are few basic and frequently used task 1. Manage Enterprise HCM Information 2. Manage Legal Entity HCM Information 3. Manage Legal Addresses 4. Manage Legal Entity 5. Manage Location ... Lookups 20. Manage Goal Management Notification Settings P.S. Task names are not case-sensitive

1 answer

Description : Consider an implementation of unsorted single linked list. Suppose it has its representation with a head and a tail pointer (i.e. pointers to the first and last nodes of the linked list). Given the ... the front node of the linked list. (D) Deletion of the last node of the linked list.

Last Answer : (D) Deletion of the last node of the linked list. 

1 answer

Last Answer : Common computation models: Sequential program model Statements, rules for composing statements, semantics for executing them Communicating process model ... Object-oriented model For breaking complex software into simpler, well-defined pieces

1 answer

Last Answer : Liquid Crystal Display:-An LCD is a low-cost, low power device capable of displaying text and images. LCD's are extremely common in embedded systems since such system often does not have video monitors ... toggles the enables bit and acts as a delay so that the command can be processed and executed.

1 answer

Last Answer : A semaphore is called binary semaphore when its value is 0, it is assumed that it has been taken (or accepted) & when its value is 1, it is assumed that it has been released & no ... that are not themselves reentrant.3. A reentrant function may does not use the hardware in a nonatomic way.

1 answer

Last Answer : The main characteristics of an embedded system are:1. Single functioned2. Tightly constrained3. Reactive and real time1. Single functioned:An embedded system usually executes a specific program repeatedly.Ex. Pager ... computer user. But it doesn't result in a system failure.Ex. Digital camera chip

1 answer

Description : Define embedded system.

Last Answer : An embedded system is nearly any computing system other than a desktop computer. Embedded systems are hard to define because they cover such a broad range of electronic devices. It has three main components: 1. Hardware 2. Main application software 3. Real time operating system

1 answer

Description : What is a hard real time system?

Last Answer : If the real-time systems have minimum interrupt latency and task deadline with prescribe time limits then it is known as hard real-time systems.  If these two requirements meet in real time systems but not always then it is known as soft real-time systems.

1 answer

Description : Normally, the FPGA resources are used less than 70% because:  a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases

Last Answer : Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

1 answer

Description : Explain placement, routing, and sizing.

Last Answer : Placement: The task of placing and orienting every transistor somewhere on IC. Routing: The task of running wires between the transistors without inserting other wires or transistors. ... wires and transistor provide better performance but consume more power and require more silicon area.

1 answer

Description : A single FSM can be converted to two smaller FSM. Justify.

0 answers

Description : Explain the advantages and disadvantages of using memory I/O and standard I/O.

Last Answer : Memory mapped I/O and standard I/O are the two methods for communicating microprocessor with peripherals. Processor talks to both memory and peripheral using the same bus.Two ways to talk to a peripheral. ... of standard I/O is no loss of memory addresses to the use as I/O addresses.

1 answer

Description : Explain parallel and wireless protocols.

Last Answer : Parallel protocols: PCI bus (Peripheral Components Interconnect): PCI stands for Peripheral Components Interconnect. PCI bus is used as a communication line to transmit signals and data ... provide the basis for wireless network products using the Wi-Fi brand.

1 answer

Description : Explain memory hierarchy.

Last Answer : Memory hierarchy: Main memory is large, inexpensive, slow memory stores entire program and data. Cache memory is small, expensive, fast memory stores copy of likely accessed parts of large ... In memory hierarchy the smaller memory is faster and larger memory storage is slower.

1 answer

Description : Explain memory write ability and storage permanence with suitable diagram.

Last Answer : Write ability and storage permanence of memories: Write ability is the manner and speed at which memory can be written. Storage permanence is the ability of memory to hold stored bits ... Holds bits after power is no longer supplied. High end and middle range of storage permanence.

1 answer

Description : Build using minimum number of CMOS gates. Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

Last Answer : Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

1 answer

Description : Explain the various steps involved in designing a custom single-purpose processor.

Last Answer : A single purpose processor is a digital circuit designed to execute exactly one program. It is also known as co-processor, accelerator or peripheral. It contains only ... for small quantities. Performance may not match general-purpose processors for same applications.

1 answer

Description : If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year. 1.2030 2.2050

Last Answer : If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.1.20302.2050

1 answer

Description : Compare the annual growth rate of  1.IC capacity 2.Designer productivity.

Last Answer : Compare the annual growth rate of 1.IC capacity2.Designer productivity.

1 answer

Description : Explain Inter-process Communication (IPC) using mailbox/queue.

Last Answer : Inter-process communication using mailbox: Mailbox is the Interprocess communication mechanism. A process puts a data message for another process in the mailbox. Mailbox is also called as message exchange. ... a message. In mailbox IPC the sender need not to know the name of the receiver.

1 answer

Description : Explain arbitration. What is priority arbitrator?

Last Answer : Arbitration: IF multiple peripherals are connected to microprocessor or DMA controller or any resource and they request services simultaneously so which peripheral will get serviced first this is ... Peripherals make requests to arbiter and arbiter makes requests to the resource.

1 answer

Description : Explain FSM and concurrent process with example.

Last Answer : Finite State Machine (FSM): Finite state machine is a machine which have a transition from state to state. The system have some number of states and at a time the system can ... Y seconds. In sequential execution, the processor executes single task which causes poor processor utilization.

1 answer

Description : Compose 1k x 8 ROMS into 8k x 8 ROM.

Last Answer : 1k x 8 ROMS into 8k x 8 ROM:

1 answer