Please Log in or Register for more.

Instruction execution.

132 views

asked Jan 23, 2018 by anonymous

1 Answer

Answer :

Instruction execution has 5 basic stages:

1. Fetch instruction:

The task of reading the next instruction from memory into the instruction register.

2. Decode instruction:

The task of determining what operation the instruction on the instruction register represents. Ex. add, move

3. Fetch oprands:

The task of moving the instructions operands data into appropriate register.

4. Execute operation:

The task of feeding the appropriate registers through the ALU and back into an appropriate register.

5. Store results:

The task of writing a register into memory.

answered Jan 23, 2018 by anonymous

Please log in or register to answer this question.

Related Questions

Application Specific Instruction Set Processor (ASIP)

Application Specific Instruction Set Processor (ASIP)
Last Answer : An application specific instruction set processor (ASIP) can serve as a compromise between the general purpose processor and single-purpose processors. An ASIP is a Programmable processor ... fetch sequential data memory locations in parallel with other operations to further speed execution.

422 views 2 answers

asked Jan 17, 2018 by anonymous

A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above
Last Answer : Answer : D

1 view 1 answer

asked Jan 10 by anonymous

What do you call a program in execution? a) Command b) Process c) Task d) Instruction

What do you call a program in execution? a) Command b) Process c) Task d) Instruction
Last Answer : Answer: b Explanation: Option Process is correct. A program is a set of instructions. A program in execution is called a process

3 views 1 answer

asked Jan 5 by itszee

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these
Last Answer : c. Instraction sequencing

7 views 1 answer

asked Nov 8, 2021 by triyam04

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these
Last Answer : a. The address of next instruction to be run

5 views 1 answer

asked Nov 8, 2021 by triyam04

The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these
Last Answer : b. Execution time

3 views 1 answer

asked Nov 8, 2021 by triyam04

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these
Last Answer : a. Operation

4 views 1 answer

asked Nov 8, 2021 by triyam04

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these
Last Answer : ce. Both

3 views 1 answer

asked Nov 8, 2021 by triyam04

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine
Last Answer : d. Executable, Stack and Subroutine

8 views 1 answer

asked Nov 8, 2021 by triyam04

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these
Last Answer : c. Botha&b

1 view 1 answer

asked Nov 8, 2021 by triyam04

Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing
Last Answer : d. Microinstraction Sequencing

2 views 1 answer

asked Nov 8, 2021 by triyam04

Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these
Last Answer : c. Instruction cache

2 views 1 answer

asked Nov 8, 2021 by triyam04

state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these
Last Answer : a. Major

1 view 1 answer

asked Nov 8, 2021 by triyam04

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above
Last Answer : All of above

8 views 1 answer

asked Oct 30, 2021 by shubhhw

Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics (a set of letters) and the code must be assembled into machine language for execution d) All of the Above e) None of These

Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics ... be assembled into machine language for execution d) All of the Above e) None of These
Last Answer : e) None of These

5 views 1 answer

asked Oct 18, 2021 by nishant sawant

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above
Last Answer : c) Program Counter

4 views 1 answer

asked Oct 17, 2021 by nishant sawant

The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these
Last Answer : 3) Multiprocessing

2 views 1 answer

asked Oct 15, 2021 by nishant sawant

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation
Last Answer : b. instruction prefetch

202 views 1 answer

asked Aug 14, 2021 by anonymous

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above
Last Answer : d. All of above

27 views 1 answer

asked Aug 14, 2021 by anonymous

What are the five steps in MIPS instruction execution?

What are the five steps in MIPS instruction execution?
Last Answer : 1. Fetch instruction from memory. 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously. 3. Execute the operation or calculate an address. 4. Access an operand in data memory. 5. Write the result into a register.

23 views 1 answer

asked Aug 13, 2021 by anonymous

AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.
Last Answer : architecture of embedded system consists of

43 views 2 answers

asked Apr 4, 2021 by anonymous

The CPU of a system having 1 MIPS execution rate needs 4 machine cycles on an average for executing an instruction. The fifty percent of the cycles use memory bus. A memory read/write employs one machine cycle. For execution of the programs, the system utilizes 90 percent of the CPU time. For block data transfer, an IO device is attached to the system while CPU executes the background programs continuously. What is the maximum IO data transfer rate if programmed IO data transfer technique is used? (A) 500 Kbytes/sec (B) 2.2 Mbytes/sec (C) 125 Kbytes/sec (D) 250 Kbytes/sec

The CPU of a system having 1 MIPS execution rate needs 4 machine cycles on an average for executing an instruction. The fifty percent of the cycles use memory bus. A memory read/write employs one machine cycle. For ... (A) 500 Kbytes/sec (B) 2.2 Mbytes/sec (C) 125 Kbytes/sec (D) 250 Kbytes/sec
Last Answer : (D) 250 Kbytes/sec

70 views 1 answer

asked Feb 8, 2021 by anonymous

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval
Last Answer : (A) by checking interrupt register after execution of each instruction

33 views 1 answer

asked Feb 7, 2021 by anonymous

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A
Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

123 views 1 answer

asked May 21, 2020 by anonymous

In an 8085 microprocessor, after the execution of XRA A instruction

In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit
Last Answer : In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set

2.9k views 1 answer

asked Jun 4, 2018 by anonymous

Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?

Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ? (a) Parity (b) Carry (c) Zero (d) Sign
Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ? (a) Parity (b) Carry (c) Zero (d) Sign

325 views 1 answer

asked May 15, 2018 by anonymous

A ______ Instruction at the end of interrupt service program takes the execution back to the

A ______ Instruction at the end of interrupt service program takes the execution back to the interrupted program. (a) Forward (b) Return (c) Data (d) Line
Last Answer : A Return Instruction at the end of interrupt service program takes the execution back to the interrupted program.

346 views 1 answer

asked May 13, 2018 by anonymous

The Complement Accumulator (CMA) instruction of 8085 processor on execution affects...

The Complement Accumulator (CMA) instruction of 8085 processor on execution affects a. Zero Flag b. Sign Flag c. Carry Flag d. None of the flags
Last Answer : B

1.1k views 1 answer

asked Apr 12, 2018 by anonymous

Normally, the FPGA resources are used less than 70% because:

Normally, the FPGA resources are used less than 70% because: a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases
Last Answer : Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

320 views 1 answer

asked May 17, 2018 by anonymous

What is Rate Monotonic Analysis (RMA) in scheduling?

83 views 0 answers

asked Apr 1, 2018 by anonymous

Explain memory management functions of RTOS.

77 views 0 answers

asked Apr 1, 2018 by anonymous

List and describe three general approaches to improve designer productivity.

List and describe three general approaches to improve designer productivity.
Last Answer : Automation: The task of using a computer program to replace manual design effort. The program replaces manual design effort. Synthesis. Reuse: The ... correctness/completeness of each design step. Hardware/software co-simulation.

109 views 1 answer

asked Mar 29, 2018 by anonymous

Explain placement, routing, and sizing.

Explain placement, routing, and sizing.
Last Answer : Placement: The task of placing and orienting every transistor somewhere on IC. Routing: The task of running wires between the transistors without inserting other wires or transistors. ... wires and transistor provide better performance but consume more power and require more silicon area.

78 views 1 answer

asked Mar 28, 2018 by anonymous

A single FSM can be converted to two smaller FSM. Justify.

A single FSM can be converted to two smaller FSM. Justify.

591 views 0 answers

asked Mar 28, 2018 by anonymous

Explain different models that are used to describe embedded system.

Last Answer : Common computation models: Sequential program model Statements, rules for composing statements, semantics for executing them Communicating process model ... Object-oriented model For breaking complex software into simpler, well-defined pieces

107 views 1 answer

asked Mar 28, 2018 by anonymous

Sketch internal design of 4x3 ROM.

Sketch internal design of 4x3 ROM.
Last Answer : The internal design of 4x3 ROM

778 views 1 answer

asked Mar 28, 2018 by anonymous

Explain the advantages and disadvantages of using memory I/O and standard I/O.

Explain the advantages and disadvantages of using memory I/O and standard I/O.
Last Answer : Memory mapped I/O and standard I/O are the two methods for communicating microprocessor with peripherals. Processor talks to both memory and peripheral using the same bus.Two ways to talk to a peripheral. ... of standard I/O is no loss of memory addresses to the use as I/O addresses.

171 views 1 answer

asked Mar 26, 2018 by anonymous

Explain parallel and wireless protocols.

Explain parallel and wireless protocols.
Last Answer : Parallel protocols: PCI bus (Peripheral Components Interconnect): PCI stands for Peripheral Components Interconnect. PCI bus is used as a communication line to transmit signals and data ... provide the basis for wireless network products using the Wi-Fi brand.

100 views 1 answer

asked Mar 26, 2018 by anonymous

Explain memory hierarchy.

Explain memory hierarchy.
Last Answer : Memory hierarchy: Main memory is large, inexpensive, slow memory stores entire program and data. Cache memory is small, expensive, fast memory stores copy of likely accessed parts of large ... In memory hierarchy the smaller memory is faster and larger memory storage is slower.

186 views 1 answer

asked Mar 26, 2018 by anonymous

Explain memory write ability and storage permanence with suitable diagram.

Explain memory write ability and storage permanence with suitable diagram.
Last Answer : Write ability and storage permanence of memories: Write ability is the manner and speed at which memory can be written. Storage permanence is the ability of memory to hold stored bits ... Holds bits after power is no longer supplied. High end and middle range of storage permanence.

3.5k views 1 answer

asked Mar 24, 2018 by anonymous

Describe different RT level computational and sequential components used to design single function processors.

Describe different RT level computational and sequential components used to design single function processors.
Last Answer : RT-level combinational components:- To reduce the complexity in digital logic, combinational components are used, which are more powerful than logic gates. Such combinational ... during a clock edge. An asynchronous inputs value effects the circuit independent of the clock.

244 views 1 answer

asked Mar 21, 2018 by anonymous

Build using minimum number of CMOS gates.

Build using minimum number of CMOS gates. Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate
Last Answer : Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

213 views 1 answer

asked Mar 21, 2018 by anonymous

Explain the various steps involved in designing a custom single-purpose processor.

Explain the various steps involved in designing a custom single-purpose processor.
Last Answer : A single purpose processor is a digital circuit designed to execute exactly one program. It is also known as co-processor, accelerator or peripheral. It contains only ... for small quantities. Performance may not match general-purpose processors for same applications.

412 views 1 answer

asked Mar 21, 2018 by anonymous

If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.

If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year. 1.2030 2.2050
Last Answer : If Moor's law continues to hold, predict the approximation number of transistor per leading edge IC in the year.1.20302.2050

60 views 1 answer

asked Mar 21, 2018 by anonymous

Compare the annual growth rate of 1.IC capacity and 2.Designer productivity.

Compare the annual growth rate of 1.IC capacity 2.Designer productivity.
Last Answer : Compare the annual growth rate of 1.IC capacity2.Designer productivity.

99 views 1 answer

asked Mar 21, 2018 by anonymous

Explain Inter-process Communication (IPC) using mailbox/queue.

Explain Inter-process Communication (IPC) using mailbox/queue.
Last Answer : Inter-process communication using mailbox: Mailbox is the Interprocess communication mechanism. A process puts a data message for another process in the mailbox. Mailbox is also called as message exchange. ... a message. In mailbox IPC the sender need not to know the name of the receiver.

140 views 1 answer

asked Mar 18, 2018 by anonymous

Explain arbitration. What is priority arbitrator?

Explain arbitration. What is priority arbitrator?
Last Answer : Arbitration: IF multiple peripherals are connected to microprocessor or DMA controller or any resource and they request services simultaneously so which peripheral will get serviced first this is ... Peripherals make requests to arbiter and arbiter makes requests to the resource.

101 views 1 answer

asked Mar 17, 2018 by anonymous

Explain FSM and concurrent process with example.

Explain FSM and concurrent process with example.
Last Answer : Finite State Machine (FSM): Finite state machine is a machine which have a transition from state to state. The system have some number of states and at a time the system can ... Y seconds. In sequential execution, the processor executes single task which causes poor processor utilization.

126 views 1 answer

asked Mar 17, 2018 by anonymous

Compose 1k x 8 ROMS into 8k x 8 ROM.

Compose 1k x 8 ROMS into 8k x 8 ROM.
Last Answer : 1k x 8 ROMS into 8k x 8 ROM:

1.7k views 1 answer

asked Mar 15, 2018 by anonymous

What is design technology? Explain top down design process.

What is design technology? Explain top down design process.
Last Answer : Design technology: Design technology is the manner in which we convert our concept desired system into an implementation. The three main design technologies are 1. Compilation/Synthesis ... general purpose processors and A Gate-level Netlist for special-purpose processors.

168 views 1 answer

asked Mar 14, 2018 by anonymous

Show More ⇦ Previous Next ⇨