1 Answer

Answer :

Instruction execution has 5 basic stages:

1. Fetch instruction:

The task of reading the next instruction from memory into the instruction register.

2. Decode instruction:

The task of determining what operation the instruction on the instruction register represents. Ex. add, move

3. Fetch oprands:

The task of moving the instructions operands data into appropriate register.

4. Execute operation:

The task of feeding the appropriate registers through the ALU and back into an appropriate register.

5. Store results:

The task of writing a register into memory.

Related questions

Description : Application Specific Instruction Set Processor (ASIP)

Last Answer : An application specific instruction set processor (ASIP) can serve as a compromise between the general purpose processor and single-purpose processors. An ASIP is a Programmable processor ... fetch sequential data memory locations in parallel with other operations to further speed execution.

Description : A compiler is a translating program which A) Translates instruction of a high level language into machine language B) Translates entire source program into machine language program C) It is not involved in program’s execution D) All of above

Last Answer : Answer : D

Description : What do you call a program in execution? a) Command b) Process c) Task d) Instruction

Last Answer : Answer: b Explanation: Option Process is correct. A program is a set of instructions. A program in execution is called a process

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

Description : The time required to complete one instruction is called. a. Fetch time b. Execution time c. Control time d. All of these

Last Answer : b. Execution time

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

Description : Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Last Answer : ce. Both

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

Description : Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Last Answer : d. Microinstraction Sequencing

Description : Copy of instruction in cache memory is known as: a Execution cache b. Data cache c. Instruction cache d. Allof these

Last Answer : c. Instruction cache

Description : state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Last Answer : a. Major

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : All of above

Description : Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics ... be assembled into machine language for execution d) All of the Above e) None of These

Last Answer : e) None of These

Description : The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Last Answer : c) Program Counter

Description : The simultaneous execution of two or more instructions is called- 1) Sequential Access 2) Reduced Instruction set computing 3) Multiprocessing 4) None of these

Last Answer : 3) Multiprocessing

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

Description : A compiler is a translating program which a. Translates instruction of a high level language into machine language b. Translates entire source program into machine language program c. It is not involved in program’s execution d. All of above

Last Answer : d. All of above

Description : What are the five steps in MIPS instruction execution?

Last Answer : 1. Fetch instruction from memory. 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously. 3. Execute the operation or calculate an address. 4. Access an operand in data memory. 5. Write the result into a register.

Description : AVR microcontroller executes most of the instruction in _________________. A. Single execution cycle. B. Double execution cycle. C. Both A& B D. None of the above.

Last Answer : architecture of embedded system consists of

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

Description : If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Description : A ______ Instruction at the end of interrupt service program takes the execution back to the interrupted program.   (a) Forward (b) Return (c) Data (d) Line 

Last Answer : A Return Instruction at the end of interrupt service program takes the execution back to the interrupted program.

Description : The Complement Accumulator (CMA) instruction of 8085 processor on execution affects a. Zero Flag b. Sign Flag c. Carry Flag d. None of the flags

Last Answer : B

Description : Normally, the FPGA resources are used less than 70% because:  a. Routing becomes excessively complicated b. Power issues c. Clock frequency d. Simulation time increases

Last Answer : Normally, the FPGA resources are used less than 70% because: Routing becomes excessively complicated

Description : List and describe three general approaches to improve designer productivity.

Last Answer : Automation: The task of using a computer program to replace manual design effort. The program replaces manual design effort. Synthesis. Reuse: The ... correctness/completeness of each design step. Hardware/software co-simulation.

Description : Explain placement, routing, and sizing.

Last Answer : Placement: The task of placing and orienting every transistor somewhere on IC. Routing: The task of running wires between the transistors without inserting other wires or transistors. ... wires and transistor provide better performance but consume more power and require more silicon area.

Description : A single FSM can be converted to two smaller FSM. Justify.

Last Answer : Common computation models: Sequential program model Statements, rules for composing statements, semantics for executing them Communicating process model ... Object-oriented model For breaking complex software into simpler, well-defined pieces

Description : Sketch internal design of 4x3 ROM.

Last Answer : The internal design of 4x3 ROM

Description : Explain the advantages and disadvantages of using memory I/O and standard I/O.

Last Answer : Memory mapped I/O and standard I/O are the two methods for communicating microprocessor with peripherals. Processor talks to both memory and peripheral using the same bus.Two ways to talk to a peripheral. ... of standard I/O is no loss of memory addresses to the use as I/O addresses.

Description : Explain parallel and wireless protocols.

Last Answer : Parallel protocols: PCI bus (Peripheral Components Interconnect): PCI stands for Peripheral Components Interconnect. PCI bus is used as a communication line to transmit signals and data ... provide the basis for wireless network products using the Wi-Fi brand.

Description : Explain memory hierarchy.

Last Answer : Memory hierarchy: Main memory is large, inexpensive, slow memory stores entire program and data. Cache memory is small, expensive, fast memory stores copy of likely accessed parts of large ... In memory hierarchy the smaller memory is faster and larger memory storage is slower.

Description : Explain memory write ability and storage permanence with suitable diagram.

Last Answer : Write ability and storage permanence of memories: Write ability is the manner and speed at which memory can be written. Storage permanence is the ability of memory to hold stored bits ... Holds bits after power is no longer supplied. High end and middle range of storage permanence.