In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter’s output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum quantization error. (C) Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter’s output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum quantization error. (C) Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted
by

1 Answer

Answer :

(B) Reduce the maximum quantization error.
by

Related questions

The A/D converter whose conversion time is independent of the number of bits is (A) Dual slope (B) Counter type (C) Parallel conversion (D) Successive approximation.

Description : The A/D converter whose conversion time is independent of the number of bits is (A) Dual slope (B) Counter type (C) Parallel conversion (D) Successive approximation.

Last Answer : Ans: C The A/D converter whose conversion time is independent of the Number of bits is Parallel conversion. (This type uses an array of comparators connected in parallel and comparators compare the input voltage at a particular ratio of the reference voltage).

The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Description : The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Last Answer : (D) Parallel comparator AD converter.

The speed of conversion is maximum in (A) Successive-approximation A/D converter. (B) Parallel-comparative A/D converter. (C) Counter ramp A/D converter. (D) Dual-slope A/D converter.

Description : The speed of conversion is maximum in (A) Successive-approximation A/D converter. (B) Parallel-comparative A/D converter. (C) Counter ramp A/D converter. (D) Dual-slope A/D converter.

Last Answer : Ans: B The speed of conversion is maximum in Parallel-comparator A/D converter (Speed of conversion is maximum because the comparisons of the input voltage are carried out simultaneously.)

In successive approximation converter input to the comparator is through

Description : In successive approximation converter input to the comparator is through (A) DAC (B) Latch (C) Flip-flop (D) Sample and hold circuit

Last Answer : In successive approximation converter input to the comparator is through DAC 

For a certain 4 bit successive approximation A/D converter, the maximum ...

Last Answer : For a certain 4 bit successive approximation A/D converter, the maximum ladder output is +8V. if a constant +6V is applied to the analog input the sequence of binary states for the SA register is 0110.

A weighted resistor digital to analog converter using N bits requires a total of (A) N precision resistors. (B) 2N precision resistors. (C) N + 1 precision resistors. (D) N – 1 precision resistors.

Description : A weighted resistor digital to analog converter using N bits requires a total of (A) N precision resistors. (B) 2N precision resistors. (C) N + 1 precision resistors. (D) N – 1 precision resistors.

Last Answer : (A) N precision resistors.

The conversion time of a 12 bit successive approximation A/D converter using a 1 MHz clock is

Last Answer : The conversion time of a 12 bit successive approximation A/D converter using a 1 MHz clock is 12μs.

Data can be changed from special code to temporal code by using (A) Shift registers (B) counters (C) Combinational circuits (D) A/D converters.

Description : Data can be changed from special code to temporal code by using (A) Shift registers (B) counters (C) Combinational circuits (D) A/D converters.

Last Answer : Ans: A Data can be changed from special code to temporal code by using Shift Registers. (A Register in which data gets shifted towards left or right when clock pulses are applied is known as a Shift Register.)

In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor

Description : In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor value corresponding to MSB will be (A) 0.4 kΩ (B) 3 kΩ (C) 2.8 kΩ (D) 2.5 kΩ

Last Answer : In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor value corresponding to MSB will be 2.5 kΩ 

Explain in brief the principle of operation of successive Approximation ADC.

Description : Explain in brief the principle of operation of successive Approximation ADC.

Last Answer : The circuit of successive approximation ADC consists of a successive approximation register (SAR), to find the required value of each bit by trial & error.With the arrival of START command, SAR sets the MSB ... /P signal. This O/P is low or High. This process continues until all bits are checked.

The code where all successive numbers differ from their preceding number by single bit is (A) Binary code. (B) BCD. (C) Excess – 3. (D) Gray.

Description : The code where all successive numbers differ from their preceding number by single bit is (A) Binary code. (B) BCD. (C) Excess – 3. (D) Gray.

Last Answer : Ans: D The code where all successive numbers differ from their preceding number by single bit is Gray Code. (It is an unweighted code. The most important characteristic of this code is that only a single bit change occurs when going from one code number to next.)

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Description : When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Last Answer : Ans: B In even parity generator if number of 1 is odd then output will be zero.

If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Description : If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Last Answer : (D) 12.5 Hz.

Which of the following memories stores the most number of bits (A) a 5M×8 memory. (B) a 1M × 16 memory. (C) a 5M × 4 memory. (D) a 1M ×12 memory.

Description : Which of the following memories stores the most number of bits (A) a 5M×8 memory. (B) a 1M × 16 memory. (C) a 5M × 4 memory. (D) a 1M ×12 memory.

Last Answer : Ans: A 5Mx8 = 5 x 220 x 8 = 40M (max)

Words having 8-bits are to be stored into computer memory. The number of lines required for writing into memory are (A) 1. (B) 2. (C) 4. (D) 8.

Description : Words having 8-bits are to be stored into computer memory. The number of lines required for writing into memory are (A) 1. (B) 2. (C) 4. (D) 8.

Last Answer : Ans: D Because 8-bit words required 8 bit data lines.

Which causes a quantization noise in PCM system? A. Serial transmission errors B. The approximation of the quantized signal C. The synchronization between encoder and decoder D. Binary coding techniques

Description : Which causes a quantization noise in PCM system? A. Serial transmission errors B. The approximation of the quantized signal C. The synchronization between encoder and decoder D. Binary coding techniques

Last Answer : B. The approximation of the quantized signal

Which causes a quantization noise in PCM system? A. Serial transmission errors B. The approximation of the quantized signal C. The synchronization between encoder and decoder D. Binary coding techniques

Description : Which causes a quantization noise in PCM system? A. Serial transmission errors B. The approximation of the quantized signal C. The synchronization between encoder and decoder D. Binary coding techniques

Last Answer : The approximation of the quantized signal

Quantization noise is caused by A. binary coding techniques B. serial transmission errors C. the synchronization between encoder and decoder D. the approximation of the quantized signal

Description : Quantization noise is caused by A. binary coding techniques B. serial transmission errors C. the synchronization between encoder and decoder D. the approximation of the quantized signal

Last Answer : D. the approximation of the quantized signal

Define: i) Input Offset Voltage ii) Input offset Current iii) Input Bias Current iv) Output offset voltage

Description : Define: i) Input Offset Voltage ii) Input offset Current iii) Input Bias Current iv) Output offset voltage

Last Answer : Definition of parameters of OPAMP is follows:  i) Input Offset Voltage: Input offset voltage is defined as the voltage that must be applied between the two input terminals of an OPAMP to null or ... to ground) and output voltage is obtained non zero such voltage is output offset voltage of opamp.

Small amount of gasoline is added to alcohol to a) reduce the emission b) to increase the power output c) to increase the efficiency d) to improve cold weather starting

Description : Small amount of gasoline is added to alcohol to a) reduce the emission b) to increase the power output c) to increase the efficiency d) to improve cold weather starting

Last Answer : Answer: d Explanation: None.

How many address bits are required to represent 4K memory (A) 5 bits. (B) 12 bits. (C) 8 bits. (D) 10 bits.

Description : How many address bits are required to represent 4K memory (A) 5 bits. (B) 12 bits. (C) 8 bits. (D) 10 bits.

Last Answer : (B) 12 bits.

How many address bits are required to represent a 32 K memory (A) 10 bits. (B) 12 bits. (C) 14 bits. (D) 16 bits.

Description : How many address bits are required to represent a 32 K memory (A) 10 bits. (B) 12 bits. (C) 14 bits. (D) 16 bits.

Last Answer : (D) 16 bits.

Where can I find the detailed information about Successive Approximation method and discrete newton method？?

Description : Where can I find the detailed information about Successive Approximation method and discrete newton method？?

Last Answer : answer:A DISCRETE NEWTON ALGORITHM FOR MINIMIZING A FUNCTION OF MANY VARIABLES SUCCESSIVE APPROXIMATIONS

Where are the successive approximation type ADC’s used?

Description : Where are the successive approximation type ADC’s used?

Last Answer : The Successive approximation ADCs are used in applications such as data loggers & instrumentation where conversion speed is important.

Draw block diagram of successive approximation digital voltmeter. State its two advantages and two disadvantages

Description : Draw block diagram of successive approximation digital voltmeter. State its two advantages and two disadvantages

Last Answer : Block diagram Or Advantages: o It is economical method of analog to digital conversion. o The resolution is up to 5 important digits are obtained. Disadvantages: o ... depends on which type of switches are used. o The conversion time required for digital to analog converter.

Successive approximation technique is used for

Description : Successive approximation technique is used for

Last Answer : Successive approximation technique is used for A to D Conversion

How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB (A) 1, 1 (B) 4, 2 (C) 3, 2 (D) 2, 3

Description : How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB (A) 1, 1 (B) 4, 2 (C) 3, 2 (D) 2, 3

Last Answer : Ans: A There are three product terms, so three AND gates of two inputs are required. As only two input OR gates are available, so two OR gates are required to get the logical sum of three product terms.

How many two-input AND and OR gates are required to realize Y=CD+EF+G (A) 2,2. (B) 2,3. (C) 3,3. (D) none of these.

Description : How many two-input AND and OR gates are required to realize Y=CD+EF+G (A) 2,2. (B) 2,3. (C) 3,3. (D) none of these.

Last Answer : Ans: A Y=CD+EF+G Number of two input AND gates=2 Number of two input OR gates = 2 One OR gate to OR CD and EF and next to OR of G & output of first OR gate.

The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Description : The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Last Answer : Ans: B MUX integrated circuit in TTL is 74153.

What is the operation of T flip-flop?

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

What is the operation of JK flip-flop?

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

What is the operation of D flip-flop?

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Description : The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Last Answer : Ans: A As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : A

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : (D) 11

The output of a balanced modulator is ____________. A. LSB and USB B. LSB C. USB D. Carrier

Description : The output of a balanced modulator is ____________. A. LSB and USB B. LSB C. USB D. Carrier

Last Answer : A. LSB and USB

In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Description : In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Last Answer : (B) higher voltage level We decide two voltages levels for positive digital logic. Higher voltage represents logic 1 & a lower voltage represents logic 0.

Phenols are added in gasoline to (A) Improve the octane number(B) Act as an antioxidant(C) Reduce its viscosity(D) Increase its pour point

Description : Phenols are added in gasoline to (A) Improve the octane number (B) Act as an antioxidant (C) Reduce its viscosity (D) Increase its pour point

Last Answer : (B) Act as an antioxidant

Any number with an exponent of one is equal to 128) A) two. B) itself. C) zero. D) on

Description : Any number with an exponent of one is equal to 128) A) two. B) itself. C) zero. D) on

Last Answer : B) itself.

Any number with an exponent of zero is equal to 2) A) itself. B) ten. C) zero. D) one.

Description : Any number with an exponent of zero is equal to 2) A) itself. B) ten. C) zero. D) one.

Last Answer : D) one.

-8 is equal to signed binary number (A) 10001000 (B) 00001000 (C) 10000000 (D) 11000000

Description : -8 is equal to signed binary number (A) 10001000 (B) 00001000 (C) 10000000 (D) 11000000

Last Answer : (A) 10001000