Assume a two address format specified as source, destination. Examine the following sequence of instruction and explain the addressing modes used and the operation done in every instruction?

Assume a two address format specified as source, destination. Examine the following sequence of
instruction and explain the addressing modes used and the operation done in every instruction?
by

1 Answer

Answer :

1. Move (R5) +, R0 2. Add (R5) +, R0.
3. Move (R0), (R5) 4. Move 16(R5), R3
5. Add #40, R5
by

Related questions

Define Addressing Modes?

Description : Define Addressing Modes?

Last Answer : The different ways in which the operands of an instruction are specified are called as addressing modes. The MIPS addressing modes are the following: 1. Immediate addressing 2. Register addressing 3. Base or displacement addressing 4. PC-relative addressing 5. Pseudo direct addressing

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

Distinguish between auto increment and auto decrement addressing mode?

Description : Distinguish between auto increment and auto decrement addressing mode?

Last Answer : The Effective Address of the operand is the contents of a register in the instruction. After accessing the operand, the contents of this register is automatically incremented. The Effective Address of ... contents of this register is automatically decremented to point to the next item in the list.

Brief about relative addressing mode with an example?

Description : Brief about relative addressing mode with an example?

Last Answer : It is same as index mode. The difference is, instead of general purpose register, here we can use program counter(PC). Relative Mode: The Effective Address is determined by the Index mode using the PC in ... if the branch condition is satisfied. Syntax of Relative Addressing mode is: X(PC) EA=[PC]+X

What is Instruction Level Parallelism?

Description : What is Instruction Level Parallelism?

Last Answer : Pipelining is used to overlap the execution of instructions and improve performance. This potential overlap among instructions is called instruction level parallelism (ILP).

What are the five steps in MIPS instruction execution?

Description : What are the five steps in MIPS instruction execution?

Last Answer : 1. Fetch instruction from memory. 2. Read registers while decoding the instruction. The regular format of MIPS instructions allows reading and decoding to occur simultaneously. 3. Execute the operation or calculate an address. 4. Access an operand in data memory. 5. Write the result into a register.

What are the steps required for a pipelined processor to process the instruction?

Description : What are the steps required for a pipelined processor to process the instruction?

Last Answer : • F Fetch: read the instruction from the memory • D Decode: decode the instruction and fetch the source operand(s). • E Execute: perform the operation specified by the instruction. • W Write: store the result in the destination location

How to represent instruction in a computer system?

Description : How to represent instruction in a computer system?

Last Answer : An instruction is an order given to a computer processor by a computer program. At the lowest level, each instruction is a sequence of 0s and 1s that describes a physical operation the computer is to ... data to be used in carrying out the instruction, or the location in computer memory of data.

The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Description : The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Last Answer : (D) Displacement

specify where to get the source and destination operands for the operation specified by the a. Operand fields and opcode b. Opcode and operand c. Source and destination d. Cpu and memory

Description : specify where to get the source and destination operands for the operation specified by the a. Operand fields and opcode b. Opcode and operand c. Source and destination d. Cpu and memory

Last Answer : a. Operand fields and opcode

Define Branch Target Address?

Description : Define Branch Target Address?

Last Answer : The address specified in a branch, which becomes the new program counter(PC) if the branch is taken. In the MIPS architecture the branch target is given by the sum of the offset field of the instruction and the address of the instruction following the branch.

In 1-address format how many address is used both as source as well as destination: a. b. 9 a 1 2 3 4

Description : In 1-address format how many address is used both as source as well as destination: a. b. 9 a 1 2 3 4

Last Answer : 1

Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Description : Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Last Answer : A. relative address mode.

The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Description : The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Last Answer : (D) Register Indirect addressing

Explain out of order execution.

Description : Explain out of order execution.

Last Answer : It is a situation in pipelined execution when an instruction blocked from executing does not cause the following instructions to wait.

Explain dynamic pipeline scheduling.

Description : Explain dynamic pipeline scheduling.

Last Answer : Here with the hardware support we perform the reordering of the order of instruction execution so as to avoid stalls.

Explain data path and its control line in detail?

Description : Explain data path and its control line in detail?

Last Answer : -Implementation of instructions (Arithmetic & logic, Memory reference, Branch Instruction) -Program Counter- It holds the address of the current instruction -Instruction Memory- It store the instructions ... inputs -Register File: The processors 32 General Purpose Registers are stored here. -ALU-

Explain All The Addressing Modes Of The 8085 With The Help Of Examples.?

Description : Explain All The Addressing Modes Of The 8085 With The Help Of Examples.?

Last Answer : Answer :The various types of addressing modes of the 8085 are as follows: Direct addressing: The instructions in itself contain the opearand. For ex. STA5513H or in/out instructions such as IN PORT C. ... etc. Implicit addressing: this form of addressing contains no operands. For ex. RAR, CMA etc.

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

What is multiple issue? Write any two approaches.

Description : What is multiple issue? Write any two approaches.

Last Answer : Multiple issues is a scheme whereby multiple instructions are launched in one clock cycle. It is a method for increasing the potential amount of instruction-level parallelism. It is done by replicating the ... 1. Static multiple issue (at compile time) 2. Dynamic multiple issue (at run time)

Define latency time?

Description : Define latency time?

Last Answer : This is the amount of time that elapses after the head is positioned over the correct track until the starting position of the addressed sector passes under the read/write head.

What are the components of memory management unit?

Description : What are the components of memory management unit?

Last Answer : 1. A facility for dynamic storage relocation that maps logical memory references into physical memory addresses. 2. A provision for sharing common programs stored in memory by ... information against unauthorized access between users and preventing users from changing operating system functions.

Define Direct Memory Access?

Description : Define Direct Memory Access?

Last Answer : A mechanism that provides a device controller with the ability to transfer data directly to or from the memory without involving the processor.

What is Polling?

Description : What is Polling?

Last Answer : The process of periodically checking the status of an I/O device to determine the need to service the device.

Define Translation-Lookaside Buffer (TLB)?

Description : Define Translation-Lookaside Buffer (TLB)?

Last Answer : Most commercial virtual memory systems incorporate a mechanism that can avoid the bulk of the main memory access called for by the virtual to physical addresses translation buffer. This may be done with a cache memory called a translation buffer, which retains the results of the recent translation.

Define Segmentation?

Description : Define Segmentation?

Last Answer : A variable-size address mapping scheme in which an address consists of two parts: a segment number,which is mapped to a physical address, and a segment offset.

What is Virtual Memory?

Description : What is Virtual Memory?

Last Answer : A technique that uses main memory as a cache for secondary storage, usually implemented with magnetic disks. Virtual memory used to allow efficient and safe sharing of memory among multiple programs.

Define Least Recently Used?

Description : Define Least Recently Used?

Last Answer : A replacement scheme in which the block replaced is the one that has been unused for the longest time.LRU replacement is implemented by keeping track of when each element in a set was used relative to the other elements in the set.

Define Cache Miss?

Description : Define Cache Miss?

Last Answer : A request for data from the cache that cannot be filled because the data is not present in the cache. The control unit must detect a miss and process the miss by fetching the requested data from memory.

What is Direct mapped cache?

Description : What is Direct mapped cache?

Last Answer : A cache structure in which each memory location is mapped to exactly one location (address) in the cache. This done by (Block Address) modulo (Number of blocks in the cache).

What is meant by Bus arbitration?

Description : What is meant by Bus arbitration?

Last Answer : It is a way of sharing the computer’s data transferring channels in an optimal way so that faster devices won’t have to wait to be able to transfer and the slower devices will have a chance to transfer as well

What is Interrupt?

Description : What is Interrupt?

Last Answer : An interrupt is an unscheduled event that disrupts program execution, used to detect overflow

Define Hit ratio?

Description : Define Hit ratio?

Last Answer : Hit ratio or Hit rate is the fraction of memory accesses found in the upper level memory hierarchy. Hit ratio is often used as a measure of the performance of the memory hierarchy.

What are the various memory technologies?

Description : What are the various memory technologies?

Last Answer : Flash memory, RAM – Random Access Memory, ROM – Read Only Memory etc

State the advantages of virtual memory?

Description : State the advantages of virtual memory?

Last Answer : Virtual memory is feature of OS that allows a computer to compensate for shortage of physical memory by temporarily transferring pages of data from Random Access Memory to Disk

Define Memory hierarchy?

Description : Define Memory hierarchy?

Last Answer : 1. Processor memory 2. Main memory 3. Secondary memory

Point out how DMA can improve I/O speed.

Description : Point out how DMA can improve I/O speed.

Last Answer : DMA is implemented with a specialized controller that transfers data between an I/O device and memory independent of the processor The DMA controller becomes the master and directs the reads and writes between itself and memory. During data transfer is not routed through the processors

What is the need to implement memory as a hierarchy?

Description : What is the need to implement memory as a hierarchy?

Last Answer : The aim of the memory hierarchy is to match the processors speed with the rate of information transfer at a lowest level and at a minimum possible cost

What is the purpose of dirty/modified bit in Cache memory?

Description : What is the purpose of dirty/modified bit in Cache memory?

Last Answer : To tackle whether a page has been written since it was read into the memory, o dirty but is added to the page table.

Differentiate Programmed I/O and Interrupt I/O?

Description : Differentiate Programmed I/O and Interrupt I/O?

Last Answer : Interrupt I/O is more efficient than Programmed I/O because it eliminates needless waiting However Interrupt I/O consumes a lot of processors time

Define a process.

Description : Define a process.

Last Answer : A process includes one or more threads, the address space and the operating system state. During a process switch operating system is invoked.

Define a Thread.

Description : Define a Thread.

Last Answer : A thread includes the program counter, the register state and stack. It is a lightweight process. The commonly share a single address space.

Define a reservation station?

Description : Define a reservation station?

Last Answer : Define a reservation station?

What are Superscalar processors?

Description : What are Superscalar processors?

Last Answer : It is an advanced pipelining technique that enables the processor to execute more than one instruction per clock cycle.

What is multicore'?

Description : What is multicore'?

Last Answer : At its simplest, multi-core is a design in which a single physical processor contains the core logic of more than one processor. The multi-core design takes several such processor "cores" ... to enable a system to run more tasks simultaneously and thereby achieve greater overall system performance.

Define a super scalar processor?

Description : Define a super scalar processor?

Last Answer : It is a CPU that implements a form of parallelism called Instruction level parallelism with a single processor.

What is fine grained multithreading?

Description : What is fine grained multithreading?

Last Answer : This multithreading switch between threads on each instruction, resulting in interleaved execution of multiple treads

Compare UMA and NUMA multiprocessors?

Description : Compare UMA and NUMA multiprocessors?

Last Answer : UMA: Multiprocessors take about same time to access main memory no matter which processors request it and no matter which word is requested. NUMA: Some memory accesses are much faster than others, depending on which processors ask for the word.

5. Differentiate between Strong Scaling and Weak Scaling?

Description : 5. Differentiate between Strong Scaling and Weak Scaling?

Last Answer : Strong scaling: Measuring speedup by increasing the size of the problem Weak scaling: The program size grows proportionally to the increase in the number of processors