_________ is a data area shared by hardware devices or program processes that operate at different speeds or with different sets of priorities. A. Flash memory B. Virtual memory C. Buffer D. None of the Above

1 Answer

Answer :

C. Buffer

Related questions

Description : _________ is the transfer of computer data from a temporary storage area to the computer’s permanent memory. A. Flash B. Virtual C. Buffer Flush D. None of the Above

Last Answer : C. Buffer Flush

Description : _________ is a type of non-volatile memory that erases data in units called blocks. A. Flash memory B. Virtual memory C. Buffer D. None of the Above

Last Answer : A. Flash memory

Description : _____________is a feature of an operating system that allows a computer to compensate for shortages of physical memory by temporarily transferring pages of data from RAM to disk storage. A. Flash memory B. Virtual memory C. Buffer D. None of the Above

Last Answer : B. Virtual memory

Description : Hardware includes a) all devices used to input data into a computer b) sets of instructions that a computer runs or executes c) the computer and all the devices connected to it that ... involved in processing information including the central processing unit, memory and storage e) None of these

Last Answer : c) the computer and all the devices connected to it that are used to input and output data

Description : Most Navy tty sets operate at what speeds?

Last Answer : 60, 75, or 100 wpm.

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is A) Memory B) Buffer C) Accumulator D) Address

Last Answer : Answer : B

Description : Which of the following statements is not true for Multi Level Feedback Queue processor scheduling algorithm? (A) Queues have different priorities. (B) Each queue may have different scheduling algorithm (C) ... to a queue (D) This algorithm can be configured to match a specific system under design

Last Answer : (C) Processes are permanently assigned to a queue

Description : The fastest, costlier and relatively small form of storage managed by computer system hardware is : (1) Disk (2) Flash Memory (3) Main memory (4) Cache

Last Answer : Cache

Description : The use of spooler programs and/or “. Hardware allows personal computer operators to do the processing work at the same time a printing operation is in progress a. Registered mails b. Memory c. CPU d. Buffer

Last Answer : Buffer

Description : The use of spooler programs and/or …. Hardware allows personal computer operators to do the processing work at the same time a printing operation is in progress a. Registered mails b. Memory c. CPU d. Buffer

Last Answer : d. Buffer

Description : The use of spooler programs and/or …. Hardware allows personal computer operators to do the processing work at the same time a printing operation is in progress a. Registered mails b. Memory c. CPU d. Buffer

Last Answer : d. Buffer

Description : The transfer of data from a CPU to peripheral devices of computer is achieved through ________ A. Modem B. Interface C. Buffer D. I/O Ports

Last Answer : D. I/O Ports

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Last Answer : Buffer

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Last Answer : b. Buffer

Description : The distributed system is a collection of (P) and communication is achieved in distributed system by (Q) , where (P) and (Q) are : (A) Loosely coupled hardware on tightly ... message passing ,respectively. (D) Loosely coupled software on tightly coupled hardware and file sharing, respectively.

Last Answer : (C) Tightly coupled software on loosely coupled hardware and message passing ,respectively. 

Description : Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Last Answer : Memory

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : Address register

Description : The advantage of I/O mapped devices to memory mapped is ___________ a) The former offers faster transfer of datab) The devices connected using I/O mapping have a bigger buffer space c) The devices have to deal with fewer address lines d) No advantage as such

Last Answer : The devices have to deal with fewer address lines

Description : Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Last Answer : b. Memory

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Description : Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Last Answer : b. Memory

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Description : Technique to implement virtual memory where memory is divided into units of fixed size memory is _________ A. Paging B. De-fragments C. Segmentation D. None of the above

Last Answer : A. Paging

Description : Virtual memory is _________ A. an extremely large main memory B. an extremely large secondary memory C. a type of used in super computers D. an illusion of extremely large main memory

Last Answer : D. an illusion of extremely large main memory

Description : ………. Involves treating main memory as a resource to be allocated to and shared among a number of active processes. A) Partition management B) Memory management C) Disk management D) All of the above

Last Answer : B) Memory management

Description : A virtual local areanetwork (VLAN) is configured by _________. A) software B) physical wiring C) hardware D) none of the abov

Last Answer : software

Description : Which of the following is used to hold running program instructions? a) Primary Storage b) Virtual Storage c) Internal Storage d) Minor Devices

Last Answer : Answer: a Explanation: The primary storage is responsible for holding the data, intermediate results and the results of ongoing processes or jobs. Virtual storage is the main memory storage required for saving large amount of data for future reference. The other options are invalid

Description : To overcome the lag in the operating speeds of the I/O device and the processor we use ___________ a) BUffer spaces b) Status flags c) Interrupt signals d) Exceptions

Last Answer : Status flags

Description : A specific editor has 200 K of program text, 15 K of initial stack, 50 K of initialized data, and 70 K of bootstrap code. If five editors are started simultaneously, how much physical memory is needed if shared text is used ? (A) 1135 K (B) 335 K (C) 1065 K (D) 320 K

Last Answer : (B) 335 K

Description : Different types of bearings are designed to operate at different operating speeds. Speed is specified as the maximum (a) rpm (b) metres/second (c) metres/minute (d) metres/hour

Last Answer : (b) metres/second

Description : Which of the following is the storage area whit in the computer itself which Holds data only Temporarily as the computer processes instructions? 1) The Hard Disk 2) Main Memory 3) The Control unit 4) Read Only Memory

Last Answer : 4) Read Only Memory

Description : Which scheduling service is used to handle traffic with different priorities? (1) Traffic management (2) QoS traffic scheduling (3) QoS Scheduler (4) Qos Manager

Last Answer : QoS traffic scheduling

Description : _________ is a combination of hardware and software that facilitates the sharing of information between computing devices. a) Network b) Peripheral c) Expansion Board d) Digital Device

Last Answer : a) Network

Description : Which of the following is not valid with reference to Message Passing Interface (MPI)? (A) MPI can run on any hardware platform (B) The programming model is a distributed memory model. (C) All ... implicit. (D) MPI - Comm - Size returns the total number of MPI processes in specified communication.

Last Answer : (C) All parallelism is implicit.

Description : _________ is a generic term for organized collection of computer data and instructions. A. firmware B. Software C. hardware D. None of the above

Last Answer : B. Software

Description : _________ is a group of commands for a CPU in machine language. A. Information Set B. Instruction Set C. Buffer D. None of the Above

Last Answer : B. Instruction Set

Description : A _________ is an electronic device that processes data, converting it into information 1) Computer 2) Processor 3) Case 4) Stylus

Last Answer : 2) Processor

Description : The compiled java program can run on any ..................... plateform having Java Virtual Machine (JVM) installed on it. A) program B) java C) hardware D) non java

Last Answer : C) hardware

Description : Was it a good idea to cancel NASA's manned moon mission program so that NASA could focus on other priorities such as a manned moon mission?

Last Answer : Do you mean Mars?

Description : The method which offers higher speeds of I/O transfers is ___________ a) Interrupts b) Memory mapping c) Program-controlled I/O d) DMA

Last Answer : DMA

Description : What are the advantages of activating the automatic Program Global Area (PGA) inSAP system that have an Oracle database? Note: there are 2 correct answered to this question A. Higher system ... sort processes will use more memory for efficient sorting D. Less PGA memory is allocated in advance

Last Answer : A. Higher system performance is gained

Description : 11. _________ devices convert human understandable data and programs into a form that the computer can process. a) Printing b) Output c) Solid state d) Input e) None of these

Last Answer : d) Input

Description : The hardware in which data may be stored for a computer system is called ________ A. Registers B. Bus C. Control Unit D. Memory

Last Answer : D. Memory

Description : Hard Copy refers to: a) Hardware b) Print Out of Document c) Duplicate Memory Data d) None of These

Last Answer : b) Print Out of Document

Description : What is the name of a memory buffer used to accommodate a speed differential ? (1) Cache (2) Stack Pointer (3) Accumulator (4) Disc

Last Answer : Cache

Description : The method of accessing the I/O devices by repeatedly checking the status flags is_________ A. Memory-mapped I/O B. Program-controlled I/O C. I/O mapped D. None of the Above

Last Answer : B. Program-controlled I/O

Description : SaaS supports multiple users and provides a shared data model through _________ model. a) single-tenancy b) multi-tenancy c) multiple-instance d) all of the mentioned

Last Answer : multi-tenancy

Description : SaaS supports multiple users and provides a shared data model through _________ model. A. single-tenancy B. multi-tenancy C. multiple-instance D. None of the above

Last Answer : multi-tenancy

Description : SaaS supports multiple users and provides a shared data model through _________ model. a) single-tenancy b) multi-tenancy c) multiple-instance d) all of the mentioned

Last Answer : multi-tenancy

Description : The virtual address generated by a CPU is 32 bits. The Translation Lookaside Buffer (TLB) can hold total 64 page table entries and a 4-way set associative (i.e. with 4- cache lines in the set). The page size is 4 KB. The minimum size of TLB tag is (A) 12 bits (B) 15 bits (C) 16 bits (D) 20 bits

Last Answer : (C) 16 bits Explanation: VirtualAddress = 32 bits PageSize = 4KB = 12 bits therefore : VPNTag = 20 bits, OffsetTag = 12 bits TLBEntryLength = VPNTag = 20 bits TotalTLBEntries = 64, 4-way implies ... therefore : TLBIndex = 4 bits TLBTag = TLBEntryLength - TLBIndex = 20 - 4 = 16 bits