What is a latch in a microprocessor?

1 Answer

Answer :

== ==

Related questions

Description : A box with no hinges, latch, or lid. Inside a golden treasure is hid.What am I? -Riddles

Last Answer : An egg.

Description : What is a latch ?

Last Answer : If two NAND GATE or KNOR GATE are connected in such a way that the input of one is connected to the output of the other i.e. cross coupled , it is called latch.

Description : Do the doors fix in place with magnets or do they use some type of latch or indention to hold the doors shut?

Last Answer : The doors use magnets to hold them shut. The doors have knobs for opening.

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Description : For SR latch whent the out put is undesirable a) 0, 0 b) 1, 0 c) 0, 1 d) 1, 1

Last Answer : Ans: 1, 1

Description : Explain the latch up prevention techniques.

Last Answer : Definition (2) Explanation (2) Diagram (2)

Description : What is Latch – up?

Last Answer : Latch up is a condition in which the parasitic components give rise to the establishment of low resistance conducting paths between VDD and VSS with disastrous results. Careful control during fabrication is necessary to avoid this problem.

Description : Which of the following pair of gates can form a latch? a. a pair of cross coupled OR b. a pair of cross copled AND c. a pair of cross coupled NAND d. a cross coupled NAND/OR

Last Answer : c. a pair of cross coupled NAND

Description : Which of the following conditions is not allowed in an RS latch? a. R is asserted, S is asserted b. R is asserted, S is negated c. R is negated, S is asserted d. R is negated, S is negated

Last Answer : a. R is asserted, S is asserted

Description : Of the following circuits, the one which involves storage is a. RS Latch b. mux c. nand d. decoder

Last Answer : a. RS Latch

Description : When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Last Answer : a. can not change

Description : Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Last Answer : c. The bar over WR means that this is an active high signal

Description : Which latch is mostly used creating memory register: a. SR-Latch b. JK-Latch c. D-Latch d. T-Latch

Last Answer : c. D-Latch

Description : Arrange the knitting sequence in correct order 1. Needle falls, old loop rises closing latch of the needle 2. Needle is now ready to repeat cycle 3. Old loop is held on the stem of the needle. The latch is open 4. Old loop is cast off; new ... a. 2,1,5,3,4 b. 3,5,1,4,2 c. 3,5,4,1,2 d. 2,1,4,3,5

Last Answer : b. 3,5,1,4,2

Description : How to Fix a Door Latch

Last Answer : How to Fix a Door Latch A door is dependent on a couple of items for smooth, free-flowing movement. Door latches hold the door in place while the hinges make it movable. If the any of the ... With a keen eye for detail and some carpentry savvy, you can fix most door latch issues in no time.

Description : How to Install a Door Latch

Last Answer : How to Install a Door Latch After you've installed the door hinges and door knob, you can now move on to installing a door latch. This helpful door hardware is very easy to install, if you know the ... . All you need are the right materials and these steps, and you'll finish this task in no time.

Description : Imagine a possibility of an emergency evacuation scenario in a domestic household in India. The height at which the inside latch of the exit-door should be installed is to be finalised. It is required to ... in the family. D. The average height of the tallest adult male and tallest adult female.

Last Answer : B

Description : The sequential circuit latch is (A) sensitive to the level of the control signal (B) sensitive to the level of the input data (C) sensitive to the rising of the control signal (D) sensitive to the falling of the control signal

Last Answer : The sequential circuit latch is sensitive to the level of the control signal