Which of the following pair of gates can form a latch?
a. a pair of cross coupled OR
b. a pair of cross copled AND
c. a pair of cross coupled NAND
d. a cross coupled NAND/OR

1 Answer

Answer :

c. a pair of cross coupled NAND

Related questions

Description : Of the following circuits, the one which involves storage is a. RS Latch b. mux c. nand d. decoder

Last Answer : a. RS Latch

Description : Which of the following conditions is not allowed in an RS latch? a. R is asserted, S is asserted b. R is asserted, S is negated c. R is negated, S is asserted d. R is negated, S is negated

Last Answer : a. R is asserted, S is asserted

Description : When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Last Answer : a. can not change

Description : Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Last Answer : c. The bar over WR means that this is an active high signal

Description : Which latch is mostly used creating memory register: a. SR-Latch b. JK-Latch c. D-Latch d. T-Latch

Last Answer : c. D-Latch

Description : Using DeMorgan's Theorem we can convert any AND-OR structure into a. NAND-NAND b. OR-NAND c. NAND-NOR d. NOR-NAND

Last Answer : a. NAND-NAND

Description : Why are NAND and NOR gates called digital building blocks?

Last Answer : NAND and NOR gates are called digital building blocks because they are fundamental building blocks for digital circuits. Both NAND and NOR gates are basic logic gates that can be used to construct ... construct any other logic gates and they can be combined and used to create more complex circuits.

Description : Which of the listed logic gates is considered to be a BASIC building block (basic logic gate) used in logic diagrams? A. NAND B. OR C. NOR D. All of the above.

Last Answer : Answer: B

Description : Which of following are known as universal gates (A) NAND & NOR. (B) AND & OR. (C) XOR & OR. (D) None.

Last Answer : Ans: A NAND & NOR are known as universal gates, because any digital circuit can be realized completely by using either of these two gates.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

Last Answer : NAND gates are preferred over others because these can be used to make any gate.

Description : We say that a set of gates is logically complete if we can build any circuit without using any other kind of gates. Which of the following sets are logically complete a. set of {AND,OR} b. set of {EXOR, NOT} c. set of {AND,OR,NOT} d. None of the above

Last Answer : c. set of {AND,OR,NOT}

Description : Circuit A is a 1-bit adder; circuit B is a 1 bit multiplier. a. Circuit A has more gates than circuit B b. Circuit B has more gates than circuit A c. Circuit A has the same number of gates as circuit B

Last Answer : a. Circuit A has more gates than circuit

Description : A box with no hinges, latch, or lid. Inside a golden treasure is hid.What am I? -Riddles

Last Answer : An egg.

Description : What is a latch ?

Last Answer : If two NAND GATE or KNOR GATE are connected in such a way that the input of one is connected to the output of the other i.e. cross coupled , it is called latch.

Description : Do the doors fix in place with magnets or do they use some type of latch or indention to hold the doors shut?

Last Answer : The doors use magnets to hold them shut. The doors have knobs for opening.

Description : What is a latch in a microprocessor?

Last Answer : == ==

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Description : For SR latch whent the out put is undesirable a) 0, 0 b) 1, 0 c) 0, 1 d) 1, 1

Last Answer : Ans: 1, 1

Description : Explain the latch up prevention techniques.

Last Answer : Definition (2) Explanation (2) Diagram (2)

Description : What is Latch – up?

Last Answer : Latch up is a condition in which the parasitic components give rise to the establishment of low resistance conducting paths between VDD and VSS with disastrous results. Careful control during fabrication is necessary to avoid this problem.

Description : Arrange the knitting sequence in correct order 1. Needle falls, old loop rises closing latch of the needle 2. Needle is now ready to repeat cycle 3. Old loop is held on the stem of the needle. The latch is open 4. Old loop is cast off; new ... a. 2,1,5,3,4 b. 3,5,1,4,2 c. 3,5,4,1,2 d. 2,1,4,3,5

Last Answer : b. 3,5,1,4,2

Description : How to Fix a Door Latch

Last Answer : How to Fix a Door Latch A door is dependent on a couple of items for smooth, free-flowing movement. Door latches hold the door in place while the hinges make it movable. If the any of the ... With a keen eye for detail and some carpentry savvy, you can fix most door latch issues in no time.

Description : How to Install a Door Latch

Last Answer : How to Install a Door Latch After you've installed the door hinges and door knob, you can now move on to installing a door latch. This helpful door hardware is very easy to install, if you know the ... . All you need are the right materials and these steps, and you'll finish this task in no time.

Description : Imagine a possibility of an emergency evacuation scenario in a domestic household in India. The height at which the inside latch of the exit-door should be installed is to be finalised. It is required to ... in the family. D. The average height of the tallest adult male and tallest adult female.

Last Answer : B

Description : The sequential circuit latch is (A) sensitive to the level of the control signal (B) sensitive to the level of the input data (C) sensitive to the rising of the control signal (D) sensitive to the falling of the control signal

Last Answer : The sequential circuit latch is sensitive to the level of the control signal

Description : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

Last Answer : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - NOR or NAND gates

Description : In a logic circuit the NOR and NAND gate functions ____________. A. must be accomplished with a common base transistor arrangement B. are available in diode form C. are exact opposites with the ... . have output conditions that are exact opposites to the output condition for OR and AND, respectively

Last Answer : Answer: D

Description : Why NAND Gate is called Public Gate ?

Last Answer : The gate through which the basic gates can be implemented is called universal gate. AND, OR and NOT gates can be implemented with NAND gate . That is why NAND gate is called universal gate.

Description : Explain why NAND Gate is a public gate. ?

Last Answer : The gate through which the basic gates can be implemented is called universal gate. Basic gates i.e. AND, OR and NOT gates can be implemented with NAND gate. As a result, NAND Gate is a universal gate .

Description : What is the universality of NAND and KNOW ?

Last Answer : The universality of a gate means that it is possible to make each of the three basic gates with that gate. And since all the composite gates are made with the basic three gates, it is possible to ... to implement any circuit with Nor Gate. This is known as the Universality of Nanda and Knorr Gate.

Description : What is NAND Gate used for ?

Last Answer : Used to shorten all other gates

Description : What is the number of NAND gate IC ?

Last Answer : NAND gate IC number 7400

Description : How to get the effectiveness of NAND gate ?

Last Answer : If the signal emitted from the end gate flows through the knot gate, the nand gate is found to be effective.

Description : What type of logic circuit is indicated by the truth table shown in the illustration? EL-0072 A. OR B. AND C. NOR D. NAND

Last Answer : Answer: A

Description : Which of the following is the universal gate? 1) NAND-Gate 2) OR-Gate 3) AND-Gate 4) NOT-Gate

Last Answer : 1) NAND-Gate

Description : Which one is faster between NAND-SR FF and NOR-SR FF?

Last Answer : Ans-well both deals with same principle.but i think NAND-SR FF is faster than NOR-SR FF

Description : i. (X’+Y’) A. Low-pass filter function ii. (X’Y’) B. Sum iii. (XY) C. NAND D. Carry E.NOR a) i-C, ii-E, iii-D b) i-C, ii-E, iii-B c) i-C, ii-B, iii-D d) i-C, ii-E, iii-A

Last Answer : Ans: i-C, ii-E, iii-D

Description : What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Last Answer : OR gate.

Description : A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Last Answer : . Low.

Description : What is the output Boolean expression for a NAND gate with inputs A, B, and C?

Last Answer : C B A

Description : What must be the state of the inputs to a NAND gate in order to produce a LOW output?

Last Answer : All inputs must be HIGH.

Description : A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Last Answer : HIGH.

Description : River Alaknanda forms confluences (Prayags) in Uttrakhand. Match the codes given in Figure with Table (Prayags) and select the correct answer using the code given below. Figure Table (Pr ayags) D A L A K N A N D A C B A I. Karn Prayag II. Rudra Prayag III. Nand Prayag IV. Vishnu Prayag

Last Answer : (1) A-II, B-I, C-III, D-IV

Description : A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Last Answer : Ans: D NAND can generate any logic function.

Description : DeMorgan’s first theorem shows the equivalence of (A) OR gate and Exclusive OR gate. (B) NOR gate and Bubbled AND gate. (C) NOR gate and NAND gate. (D) NAND gate and NOT gate

Last Answer : (B) NOR gate and Bubbled AND gate.

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

Description : The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : (D) 11

Description : Which of the following logic operations is performed by the following given combinational circuit ?  (A) EXCLUSIVE-OR (B) EXCLUSIVE-NOR (C) NAND (D) NOR

Last Answer : (A) EXCLUSIVE-OR

Description : Why NAND and NOR gate are called as universal gate? Draw AND gate using NAND gate only. 

Last Answer : Universal gate - All basic gates functionality can be implemented using NAND and NOR gate hence these gates are called as universal gates.  AND gate using NAND gate