Define Delay time

Define Delay time
by

1 Answer

Answer :

Delay time, d is the time difference between input transition (50%) and the 50% output level. This is the time taken for a logic transition to pass from input to output.
by

Related questions

Define Fall time

Description : Define Fall time

Last Answer : Fall time, f is the time taken for a waveform to fall from 90% to 10% of its steady-state value.

Define Rise time

Description : Define Rise time

Last Answer : Rise time, r is the time taken for a waveform to rise from 10% to 90% of its steady-state value.

Define Threshold voltage in CMOS?

Description : Define Threshold voltage in CMOS?

Last Answer : The Threshold voltage, VT for a MOS transistor can be defined as the voltage applied between the gate and the source of the MOS transistor below which the drain to source current, IDS effectively drops to zero.

Define Short Channel devices?

Description : Define Short Channel devices?

Last Answer : Transistors with Channel length less than 3- 5 microns are termed as Short channel devices. With short channel devices the ratio between the lateral & vertical dimensions are reduced.

Explain the operation of NMOS Enhancement transistor.

Description : Explain the operation of NMOS Enhancement transistor.

Last Answer : Explanation (2) Diagram (2) Operation (4)

Explain the silicon semiconductor fabrication process.

Description : Explain the silicon semiconductor fabrication process.

Last Answer : Silicon wafer Preparation (2) Epitaxial Growth (2) Oxidation (2) Photolithography (2) Diffusion(2) Ion Implantation (2) Isolation technique (2) Metallization (1) Assembly processing & Packaging (1)

Explain the operation of PMOS Enhancement transistor

Description : Explain the operation of PMOS Enhancement transistor

Last Answer : xplanation (2) Diagram (2) Operation (4)

Explain the latch up prevention techniques.

Description : Explain the latch up prevention techniques.

Last Answer : Definition (2) Explanation (2) Diagram (2)

explain with neat diagrams the various CMOS fabrication

Description : explain with neat diagrams the various CMOS fabrication

Last Answer : technology P-well process (4) N-well process (4) Silicon-On-Insulator Process (4) Twin- tub Process (4)

What is an antifuse?

Description : What is an antifuse?

Last Answer : An antifuse is normally high resistance (>100M ). On application of appropriate programming voltages, the antifuse is changed permanently to a low-resistance structure (200-500 ).

What are the different methods of programming of PALs?

Description : What are the different methods of programming of PALs?

Last Answer : The programming of PALs is done in three main ways: Fusible links UV – erasable EPROM EEPROM (E2PROM) – Electrically Erasable Programmable ROM

What are two components of Power dissipation.

Description : What are two components of Power dissipation.

Last Answer : There are two components that establish the amount of power dissipated in a CMOS circuit. These are: i) Static dissipation due to leakage current or other current drawn continuously from ... Dynamic dissipation due to - Switching transient current - Charging and discharging of load capacitances.

What is Latch – up?

Description : What is Latch – up?

Last Answer : Latch up is a condition in which the parasitic components give rise to the establishment of low resistance conducting paths between VDD and VSS with disastrous results. Careful control during fabrication is necessary to avoid this problem.

.What is Channel-length modulation?

Description : .What is Channel-length modulation?

Last Answer : The current between drain and source terminals is constant and independent of the applied voltage over the terminals. This is not entirely correct. The effective length of the conductive channel is ... depletion region at the drain junction to grow, reducing the length of the effective channel.

What is Body effect?

Description : What is Body effect?

Last Answer : The threshold volatge VT is not a constant w. r. to the voltage difference between the substrate and the source of MOS transistor. This effect is called substrate-bias effect or body effect.

Compare between CMOS and bipolar technologies.

Description : Compare between CMOS and bipolar technologies.

Last Answer : o CMOS Technology Bipolar technology o Low static power dissipation o High input impedance (low drive current) o Scalable threshold voltage o High noise margin o High packing density o High delay sensitivity to load (fanout limitations) o Low output drive current o Low gm (gm Vin)

What are the different MOS layers?

Description : What are the different MOS layers?

Last Answer : _ n-diffusion _ p-diffusion _ Polysilicon _ Metal

What are the different operating regions foe an MOS transistor?

Description : What are the different operating regions foe an MOS transistor?

Last Answer : _ Cutoff region _ Non- Saturated Region _ Saturated Region

Why NMOS technology is preferred more than PMOS technology?

Description : Why NMOS technology is preferred more than PMOS technology?

Last Answer : N- channel transistors has greater switching speed when compared tp PMOS

What is pull up device?

Description : What is pull up device?

Last Answer : A device connected so as to pull the output voltage to the upper supply voltage usually VDD is called pull up device.

.What is pull down device?

Description : .What is pull down device?

Last Answer : A device connected so as to pull the output voltage to the lower supply voltage usually 0V is called pull down device.

.What is the fundamental goal in Device modeling?

Description : .What is the fundamental goal in Device modeling?

Last Answer : To obtain the functional relationship among the terminal electrical variables of the device that is to be modeled.

What are the advantages of CMOS process?

Description : What are the advantages of CMOS process?

Last Answer : Low Input Impedance Low delay Sensitivity to load.

What are the advantages of CMOS process?

Description : What are the advantages of CMOS process?

Last Answer : Low power Dissipation High Packing density Bi directional capability

What are the basic processing steps involved in BiCMOS process? Additional masks defining P base region

Description : What are the basic processing steps involved in BiCMOS process? Additional masks defining P base region

Last Answer : _ N Collector area _ Buried Sub collector (SCCD) _ Processing steps in CMOS process

What is BiCMOS Technology?

Description : What is BiCMOS Technology?

Last Answer : It is the combination of Bipolar technology & CMOS technology.

What are the advantages of Silicon-on-Insulator process?

Description : What are the advantages of Silicon-on-Insulator process?

Last Answer : _ No Latch-up _ Due to absence of bulks transistor structures are denser than bulk silicon.

.What are the steps involved in twin-tub process?

Description : .What are the steps involved in twin-tub process?

Last Answer : Tub Formation _ Thin-oxide Construction _ Source & Drain Implantation _ Contact cut definition _ Metallization.

Give the different types of CMOS process?

Description : Give the different types of CMOS process?

Last Answer : _ p-well process _ n-well process _ Silicon-On-Insulator Process _ Twin- tub Process

When the channel is said to be pinched –off?

Description : When the channel is said to be pinched –off?

Last Answer : If a large Vds is applied this voltage with deplete the Inversion layer .This Voltage effectively pinches off the channel near the drain.

What is Depletion mode Device?

Description : What is Depletion mode Device?

Last Answer : The Device that conduct with zero gate bias.

What is Enhancement mode transistor?

Description : What is Enhancement mode transistor?

Last Answer : The device that is normally cut-off with zero gate bias.

What are the different layers in MOS transistors?

Description : What are the different layers in MOS transistors?

Last Answer : Drain , Source & Gate

What is the transistors CMOS technology provides?

Description : What is the transistors CMOS technology provides?

Last Answer : n-type transistors & p-type transistors.

.Different types of oxidation?

Description : .Different types of oxidation?

Last Answer : Dry & Wet Oxidation

What are the various Silicon wafer Preparation? _

Description : What are the various Silicon wafer Preparation? _

Last Answer : Crystal growth & doping _ Ingot trimming & grinding _ Ingot slicing _ Wafer polishing & etching _ Wafer cleaning.

Give the basic process for IC fabrication

Description : Give the basic process for IC fabrication

Last Answer : _ Silicon wafer Preparation _ Epitaxial Growth _ Oxidation _ Photolithography _ Diffusion _ Ion Implantation _ Isolation technique _ Metallization _ Assembly processing & Packaging

.Give the variety of Integrated Circuits?

Description : .Give the variety of Integrated Circuits?

Last Answer : _ More Specialized Circuits _ Application Specific Integrated Circuits(ASICs) _ Systems-On-Chips

Give the advantages of IC?

Description : Give the advantages of IC?

Last Answer : _ Size is less _ High Speed _ Less Power Dissipation

What are four generations of Integration Circuits?

Description : What are four generations of Integration Circuits?

Last Answer : SSI (Small Scale Integration) _ MSI (Medium Scale Integration) _ LSI (Large Scale Integration) _ VLSI (Very Large Scale Integration)

Define Delay time.

Description : Define Delay time.

Last Answer : The time taken for response to reach 50% of final value for the very first time is called delay time.

Define propagation delay.

Description : Define propagation delay.

Last Answer : A propagation delay is the time required to change the output after the application of the input.

Define delay period in CI engine. Explain factors affecting delay period

Description : Define delay period in CI engine. Explain factors affecting delay period

Last Answer : The period between the start of fuel injection into the combustion chamber and the start of combustion is termed as delay period in CI engine. factors affecting delay period:-  

Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

Time during which a job is processed by the computer is A) Delay times B) Real time C) Execution time D) Down time

Description : Time during which a job is processed by the computer is A) Delay times B) Real time C) Execution time D) Down time

Last Answer : Answer : C

Which of the following problems will most likely occur if the starting winding of a split-phase induction motor failed to cutout once the motor was in continuous operation? A. The motor will overspeed. B. The motor will run at a reduced speed. C. A time delay will stop the motor. D. The winding will burn out.

Description : Which of the following problems will most likely occur if the starting winding of a split-phase induction motor failed to cutout once the motor was in continuous operation? A. The motor will overspeed. B. The ... reduced speed. C. A time delay will stop the motor. D. The winding will burn out.

Last Answer : Answer: D

An instantaneous-trip-type fuse will _____________. A. open as soon as the load current exceeds its set point B. allow a preset delay between overcurrent and melting C. open a circuit by using a time delay element with a magnetic trip D. reset itself when the overcurrent is corrected

Description : An instantaneous-trip-type fuse will _____________. A. open as soon as the load current exceeds its set point B. allow a preset delay between overcurrent and melting C. open a circuit by using a time delay element with a magnetic trip D. reset itself when the overcurrent is corrected

Last Answer : Answer: A

Under which of the listed conditions can the engine room retake the throttle control from the bridge? A. Any time it is deemed necessary. B. Only with the master's permission. C. After a 10 minute delay to the input command. D. Only after the throttle has been placed in stop.

Description : Under which of the listed conditions can the engine room retake the throttle control from the bridge? A. Any time it is deemed necessary. B. Only with the master's permission. C. After a 10 minute delay to the input command. D. Only after the throttle has been placed in stop.

Last Answer : Answer: A

Fuses placed in series with a thermal trip-type circuit breaker are used for _____________. A. time-delay protection B. short-circuit protection C. short duration surge protection D. sustained overload protection

Description : Fuses placed in series with a thermal trip-type circuit breaker are used for _____________. A. time-delay protection B. short-circuit protection C. short duration surge protection D. sustained overload protection

Last Answer : Answer: B