The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: A) SPHL 2050H B) SPHL 2051H C) SHLD 2050H D) STAX 2050H

1 Answer

Answer :

The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: SHLD 2050H

Related questions

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? A) Memory address registers B) Memory data registers C) Instruction register D) Program counter

Last Answer : Answer : C

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address registers b. Memory data registers c. Instruction register d. Program counter

Last Answer : Instruction register

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Last Answer : c. Instruction registers

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address registers b. Memory data registers c. Instruction register d. Program counter

Last Answer : c. Instruction register

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Last Answer : c. Instruction registers

Description : The contents of Register (BL) and Register (AL) of 8085 microprocessor are 49H and 3AH respectively. The contents of AL, the status of carry flag (CF) and sign flag (SF) after executing 'SUB AL, BL' assembly language instruction, are ( ... ; CF=0; SF=0 (3) AL=F1H; CF=1; SF=1 (4) AL=1FH; CF=1; SF=1

Last Answer : Answer: 3

Description : The contents of information are stored in A) Memory data register B) Memory address register C) Memory arithmetic registers D) Memory access register

Last Answer : Answer : A

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? A) Memory address register B) Memory data register C) Instruction register D) Program counter

Last Answer : Answer : D

Description : Which registers can interact with secondary memory? (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Last Answer : (B) Memory Address Register(MAR)

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : Program counter

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Last Answer : d. Program Register

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Description : Which of the following is true about CISC processors? A. The instruction set is non-orthogonal B. The number of general purpose registers is limited C. Instructions are like macros in c language D. Variable length instructions E. All of these F. None of these

Last Answer : E. All of these 

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

Description : The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, ... incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Last Answer : c. Instruction register, incremented and next

Description : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Last Answer : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Description : How do the contents of the MAR and MDR registers changes during the fetch decode execute cycle?

Last Answer : Need answer

Description : Debugger is a program that (A) allows to examine and modify the contents of registers (B) does not allow execution of a segment of program (C) allows to set breakpoints, execute a segment of program and display contents of register (D) All of the above

Last Answer : (C) allows to set breakpoints, execute a segment of program and display contents of register

Description : Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16 

Last Answer : Then number of T-states of the instruction STA in 8085 microprocessor is 13 

Description :  In a microprocessor, the address of the next instruction to be executed, is stored in A) Stack pointer B) Address latch C) Program counter D) General purpose register

Last Answer :  In a microprocessor, the address of the next instruction to be executed, is stored in Program counter

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Description : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of microcode ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Last Answer : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Description : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Last Answer : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Description : Find out the incorrect feature of Assembly language among following: a) It is also provided by the manufacturer b) One instruction for each computer operation c) Instruction codes are represented by mnemonics ... be assembled into machine language for execution d) All of the Above e) None of These

Last Answer : e) None of These

Last Answer : A single instruction to clear the lower four bits of the accumulator I 8085 assembly language is: ANI FOH

Description : The act of writing new data into register (1) is possible only when the register is an accumulator (2) is possible only when the register is an accumulator or instruction register (3) erases the previous contents of the register (4) is non-destructive to existing contents

Last Answer :  is possible only when the register is an accumulator or instruction register

Description : Prolog is A. A programming language based on logic B. A computer where each processor has its own operating system, its own memory, and its own hard disk C. Describes the structure of the contents of a database D. None of these

Last Answer : A. A programming language based on logic

Description : Massively parallel machine is A. A programming language based on logic B. A computer where each processor has its own operating system, its own memory, and its own hard disk C. Describes the structure of the contents of a database. D. None of these

Last Answer : B. A computer where each processor has its own operating system, its own memory, and its own hard disk

Description : The contents of the program counter isthe __——__—oof the instruction to be run. a. Data b. Address c. Counter d. None of these

Last Answer : b. Address

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

Description : The contents of accumulator before CMA instruction is A5H. Its content after instructionexecution isa) A5H b) 5AH

Last Answer : b) 5AH

Description : The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Last Answer : (D) Displacement

Description : sis given an instruction in machine language this instruction is fetched from the memory by the CPU to execute: a. ALU b. CPU c. MU d. All of these

Last Answer : b. CPU

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Description : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Last Answer : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Description : To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is

Last Answer : To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is one

Description : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is 

Last Answer : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is Maskable and vectored

Description : Assembler is: a) a program that places programs into memory and prepares them for execution b) a program that automate the translation of assembly language into machine language c) is a program that appears to execute a source program as if it were machine language d) None of The Above

Last Answer : b) a program that automate the translation of assembly language into machine language

Description : The content of the accumulator after the execution of the following 8085 assembly language program, is: MVI A, 42H  MVI B, 05H UGC: ADD B DCR B JNZ UGC ADI 25H HLT (A) 82 H (B) 78 H (C) 76 H (D) 47 H

Last Answer : (C) 76 H

Description : The Unix command: $ vi file1 file2 (A) Edits file1 and stores the contents of file1 in file2 (B) Both files i.e. file1 and file2 can be edited using ex' command to travel between files (C) Both ... using the mv' command to move between the files (D) Edits file1 first, saves it and the edits file2

Last Answer : (B) Both files i.e. file1 and file2 can be edited using ‘ex’ command to travel between files

Description : Which of the following are the two main components of the CPU? A) Control Unit and Registers B) Registers and Main Memory C) Control unit and ALU D) ALU and bus

Last Answer : Answer : C

Description : Which is not consisted in a processor A) ALU B) CU C) Memory D) Registers

Last Answer : Answer : C

Description : The ALU of a computer normally contains a number of high speed storage element called A) Semiconductor memory B) Registers C) Hard disks D) Magnetic disk

Last Answer : Answer : B

Description : Which unit is known as nerve center of computer? A) ALU B) CU C) Memory D) Registers

Last Answer : Answer : A

Description : Registers which are partially visible to users and used to hold conditional codes (bits set by the CPU hardware as the result of operations), are known as A) PC B) Flags C) Memory Address Registers D) General Purpose Registers

Last Answer : Answer : B

Description : Registers, which are partially visible to users and used to hold conditional, are known as A) PC B) Memory address registers C) General purpose register D) Flags

Last Answer : Answer : C

Description : The ALU gives the output of the operations and the output is stored in the ________ a) Memory Devices b) Registers c) Flags d) Output Unit

Last Answer : Answer: b Explanation: Any output generated by the ALU gets stored in the registers. The registers are the temporary memory locations within the processor that are connected by signal paths to the CPU