To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is

1 Answer

Answer :

To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is one

Related questions

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Description : BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Last Answer : b) Odd bank memory

Description : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Last Answer : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Description : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is 

Last Answer : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is Maskable and vectored

Description : Write an algorithm to subtract two 16 bit numbers (With borrow) in 8086 microprocessor.

Last Answer : Algorithm for 16 bit numbers subtraction with borrow: 1. Load 0000H into CX register (for borrow) 2. Load the first number into AX(accumulator) 3. Load the second number into BX register 4. Subtract ... . Move data from AX(accumulator) to memory 8. Move data from CX register to memory 9. Stop

Description :  In a 16-bit microprocessor, a single word is A) 16 bit data B) 32 bit data C) 8 bit data D) 64 bit data 

Last Answer :  In a 16-bit microprocessor, a single word is 16 bit data

Description : What is the clock frequency of 8086 microprocessor?

Last Answer : MAximum clock frequency of 8086 is 5MHZ.

Description : Which of the following is not an XT microprocessor? A) 8006 B) 8086 C) 8088 D) None of above

Last Answer : Answer : D

Description : Who was introduce the 80286 microprocessor updated on 8086,in 1983: a. Intel b. Motorola c. Fairchild d. None of these

Last Answer : a. Intel

Description : How many speed of 8088,8085,8086 microprocessor: a. 2.5 Million instruction per second b. 1.5 Million instruction per second c. 3.5 Million instruction per second d. 1.6 Million instruction per second

Last Answer : a. 2.5 Million instruction per second

Description : Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Last Answer : d. All of these

Description : In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

Description : 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Last Answer : a) 8

Description : 8086 microprocessor is interfaced to 8253 a programmable interval timer. The maximum number by which the clock frequency on one of the timers is divided by a) 216 b) 28 c) 210 d) 220

Last Answer : d) 220

Description : In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

Description : 8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Last Answer : a) Data width on the output

Description : In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Last Answer : b) Coprocessor is interfaced in MIN mode

Description : n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Last Answer : a) NMI

Description : Enlist any four addressing modes of 8086 microprocessor.

Last Answer : Addressing modes of 8086 : 1. Immediate 2. Direct 3. Register 4. Register indirect 5. Indexed 6. Register relative 7. Based indexed 8. Relative based indexed 9. Implied

Description : State the use of OF and DF flags of 8086 microprocessor.

Last Answer : Overflow Flag: This flag is set if an overflow occurs, i.e. if the result of a signed operation is large enough to be accommodated in destination register. Direction Flag: It selects either increment or decrement mode for DI &/or SI register during string instructions.

Description : Describe the functions of General purpose registers of 8086 microprocessor.

Last Answer : (i) General Purpose Registers of 8086 1. AX (Accumulator) - Used to store the result for arithmetic / logical operations All I/O data transfer using IN & OUT instructions use A ... Index - acts as the destination for string movement instructions Used to hold offset address of Extra segment.

Description : Which microprocessor accepts the program written for 8086 without any changes?   (a) 8085 (b) 8088 (c) 80186 (d) 80188 

Last Answer : Which microprocessor accepts the program written for 8086 without any changes?   (a) 8085 (b) 8088 (c) 80186 (d) 80188 

Description : The purpose of the microprocessor is to control ______  A. memory B. switches C. processing D. tasks

Last Answer : The purpose of the microprocessor is to control memory 

Description : Microprocessor is the ______ of the computer and it perform all the computational tasks  A. main B. heart C. important D. simple

Last Answer : Microprocessor is the heart of the computer and it performs all the computational tasks

Description : Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

Last Answer : Microprocessor is a/an electronic  circuit that functions as the CPU of the compute 

Description : A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

Last Answer : A microprocessor is a single chip integrating all the functions of a CPU of a computer.

Description : The 8085 Microprocessor has A) 8-bits Data bus and 16-bits Address bus B) 8-bits Data bus and 8-bits Address bus C) 16-bits Data bus and 16-bits Address bus D) 32-bits Data bus and 8-bits Address bus 

Last Answer : B) 8-bits Data bus and 8-bits Address bus. 

Description : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Last Answer : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Description : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Last Answer : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Description : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Last Answer : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Description : Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16 

Last Answer : Then number of T-states of the instruction STA in 8085 microprocessor is 13 

Description : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins 

Last Answer : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins 

Description :  In a microprocessor, the address of the next instruction to be executed, is stored in A) Stack pointer B) Address latch C) Program counter D) General purpose register

Last Answer :  In a microprocessor, the address of the next instruction to be executed, is stored in Program counter

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Description : In 8085 microprocessor, the value of the most significant bit of the result following the execution of any arithmetic of Boolean instruction is stored in the (1) Carry status flag (2) Auxiliary carry status flag (3) Sign status flag (4) Zero status flag

Last Answer : In 8085 microprocessor, the value of the most significant bit of the result following the execution of any arithmetic of Boolean instruction is stored in the Sign status flag

Description : 8085 microprocessor has ________ individual flags during arithmetic and logic operations.

Last Answer : 8085 microprocessor has 5 individual flags during arithmetic and logic operations.

Description : When a program is being executed in an 8085 microprocessor, its Program Counter contains  (A) the number of instructions in the current program that have already been executed (B) the total number ... is being currently executed (D) the memory address of the instruction that is to be executed next

Last Answer : When a program is being executed in an 8085 microprocessor, its Program Counter contains the memory address of the instruction that is to be executed next

Description : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Last Answer : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Description : Chock Speed of which Intel microprocessor is 3 GHz?  a. Core 2 Duo b. Core 2 Quad c. Pentium 4 d. Pentium III 

Last Answer : Chock Speed of which Intel microprocessor is 3 GHz?  a. Core 2 Duo b. Core 2 Quad c. Pentium 4 d. Pentium III 

Description : Intel's 8085 microprocessor chip contains  (A) seven 8 bit registers (B) 8 seven bits registers (C) seven 7 bit registers (D) eight 8 bit registers.

Last Answer : Intel's 8085 microprocessor chip contains seven 8 bit registers

Description : Consider the following program segment with 8085 microprocessor  LXI H 3600H  MOV A, M  HLT  The MOV instruction involves (a) indirect addressing (b) immediate addressing (c) implicit addressing (d) direct addressing

Last Answer : Consider the following program segment with 8085 microprocessor  LXI H 3600H  MOV A, M  HLT  The MOV instruction involves (a) indirect addressing (b) immediate addressing (c) implicit addressing (d) direct addressing

Description : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Last Answer : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Description : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Last Answer : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Description : The 8085 is a – microprocessor   1. 4 bit 2. 8 bit 3. 16 bit 4. 32 bit 

Last Answer : The 8085 is a 8 bit microprocessor

Description : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

Last Answer : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH