What addressing mode is used in the instruction RET?

What addressing mode is used in the instruction RET? 

(a) Direct (b) Immediate (c) Implicit (d) Register-indirect
by

1 Answer

Answer :

What addressing mode is used in the instruction RET? 

(a) Direct (b) Immediate (c) Implicit (d) Register-indirect

by

Related questions

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Description : Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Last Answer : A. relative address mode.

In which addressing mode the operand is given explicitly in the instruction? A. Absolute B. Immediate C. Indirect D. Direct

Description : In which addressing mode the operand is given explicitly in the instruction? A. Absolute B. Immediate C. Indirect D. Direct

Last Answer : B. Immediate

The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Description : The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Last Answer : (D) Displacement

Then number of T-states of the instruction STA in 8085 microprocessor is

Description : Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16 

Last Answer : Then number of T-states of the instruction STA in 8085 microprocessor is 13 

The 8O85 assembly language instruction that stores the contents of H and L registers into the memory

Description : The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: A) SPHL 2050H B) SPHL 2051H C) SHLD 2050H D) STAX 2050H

Last Answer : The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: SHLD 2050H

In a microprocessor, the address of the next instruction to be executed, is stored in

Description :  In a microprocessor, the address of the next instruction to be executed, is stored in A) Stack pointer B) Address latch C) Program counter D) General purpose register

Last Answer :  In a microprocessor, the address of the next instruction to be executed, is stored in Program counter

In an 8085 microprocessor, after the execution of XRA A instruction

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Some system architects do not find RISC instruction repertoire to be cost-effective because it

Description : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of microcode ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Last Answer : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Description : In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Last Answer : a. Immediate addressing

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

Assume a two address format specified as source, destination. Examine the following sequence of instruction and explain the addressing modes used and the operation done in every instruction?

Description : Assume a two address format specified as source, destination. Examine the following sequence of instruction and explain the addressing modes used and the operation done in every instruction?

Last Answer : 1. Move (R5) +, R0 2. Add (R5) +, R0. 3. Move (R0), (R5) 4. Move 16(R5), R3 5. Add #40, R5

The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Description : The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Last Answer : (D) Register Indirect addressing

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

Which addressing mode is most suitable to change the normal sequence of execution of instructions? A. Immediate B. Indirect C. Relative D. None of the Above

Description : Which addressing mode is most suitable to change the normal sequence of execution of instructions? A. Immediate B. Indirect C. Relative D. None of the Above

Last Answer : C. Relative

The addressing mode which makes use of in-direction pointers is ______ A. Offset addressing mode B. Relative addressing mode C. Indirect addressing mode D. None of the Above

Description : The addressing mode which makes use of in-direction pointers is ______ A. Offset addressing mode B. Relative addressing mode C. Indirect addressing mode D. None of the Above

Last Answer : C. Indirect addressing mode

___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Description : ___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Last Answer : a. Stack

In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Description : In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Last Answer : b. Direct addressing

In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Description : In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Last Answer : d. Indirect addressing

The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Description : The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Last Answer : d. Stack addressing

Distinguish between auto increment and auto decrement addressing mode?

Description : Distinguish between auto increment and auto decrement addressing mode?

Last Answer : The Effective Address of the operand is the contents of a register in the instruction. After accessing the operand, the contents of this register is automatically incremented. The Effective Address of ... contents of this register is automatically decremented to point to the next item in the list.

Brief about relative addressing mode with an example?

Description : Brief about relative addressing mode with an example?

Last Answer : It is same as index mode. The difference is, instead of general purpose register, here we can use program counter(PC). Relative Mode: The Effective Address is determined by the Index mode using the PC in ... if the branch condition is satisfied. Syntax of Relative Addressing mode is: X(PC) EA=[PC]+X

Which one of the following is not an addressing mode? (A) Register indirect (B) Auto increment (C) Relative indexed (D) Immediate operand

Description : Which one of the following is not an addressing mode? (A) Register indirect (B) Auto increment (C) Relative indexed (D) Immediate operand

Last Answer : (C) Relative indexed

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

____ is the mode we use to execute the instruction from a computer.

Description : ____ is the mode we use to execute the instruction from a computer.  a) Sequential b) Parallel c) Both (a) & (b) d) None of the above

Last Answer : ____ is the mode we use to execute the instruction from a computer.  a) Sequential b) Parallel c) Both (a) & (b) d) None of the above

The register AX is formed by grouping ________

Description : The register AX is formed by grouping ________  A. AH & AL B. BH & BL C. CH & CL D. DH & DL

Last Answer : The register AX is formed by grouping AH & AL

The IF is called as _________ A. initial flag B. indicate flag C. interrupt flag D. inter flag

Description : The IF is called as _________ A. initial flag B. indicate flag C. interrupt flag D. inter flag

Last Answer : The IF is called as  interrupt flag

The OF is called as _______ A. overflow flag B. overdue flag C. one flag D. over flag

Description : The OF is called as _______ A. overflow flag B. overdue flag C. one flag D. over flag 

Last Answer : The OF is called as overflow flag

The SF is called as ________ A. service flag B. sign flag C. single flag D. condition flag

Description : The SF is called as ________ A. service flag B. sign flag C. single flag D. condition flag

Last Answer : The SF is called as sign flag

The CF is known as ________ A. carry flag B. condition flag C. common flag D. single flag

Description : The CF is known as ________ A. carry flag B. condition flag C. common flag D. single flag

Last Answer : The CF is known as carry flag

The 16 bit flag of 8086 microprocessor is responsible to indicate ___________

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

The work of EU is ________ A. encoding B. decoding C. processing D. calculations

Description : The work of EU is ________ A. encoding B. decoding C. processing D. calculations 

Last Answer : The work of EU is decoding 

In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

In 1960's texas institute invented ______

Description : In 1960's texas institute invented ______ A. integrated circuits B. microprocessor C. vacuum tubes D. transistors

Last Answer : Microprocesssor

The first digital electronic computer was built in the year________

Description : The first digital electronic computer was built in the year________  A. 1950 B. 1960 C. 1940 D. 1930

Last Answer : The first digital electronic computer was built in the year 1940 

The purpose of the microprocessor is to control ______

Description : The purpose of the microprocessor is to control ______  A. memory B. switches C. processing D. tasks

Last Answer : The purpose of the microprocessor is to control memory 

Microprocessor is the ______ of the computer and it perform all the computational tasks

Description : Microprocessor is the ______ of the computer and it perform all the computational tasks  A. main B. heart C. important D. simple

Last Answer : Microprocessor is the heart of the computer and it performs all the computational tasks

Microprocessor is a/an _______ circuit that functions as the CPU of the compute

Description : Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

Last Answer : Microprocessor is a/an electronic  circuit that functions as the CPU of the compute 

A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.

Description : A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

Last Answer : A microprocessor is a single chip integrating all the functions of a CPU of a computer.

The 8085 Microprocessor has

Description : The 8085 Microprocessor has A) 8-bits Data bus and 16-bits Address bus B) 8-bits Data bus and 8-bits Address bus C) 16-bits Data bus and 16-bits Address bus D) 32-bits Data bus and 8-bits Address bus 

Last Answer : B) 8-bits Data bus and 8-bits Address bus. 

In a 16-bit microprocessor, a single word is

Description :  In a 16-bit microprocessor, a single word is A) 16 bit data B) 32 bit data C) 8 bit data D) 64 bit data 

Last Answer :  In a 16-bit microprocessor, a single word is 16 bit data

In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following?

Description : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Last Answer : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse

Description : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Last Answer : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require

Description : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Last Answer : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

In 8085, whenever a signal is received at TRAP terminal, its program execution is transferred to a subroutine

Description : In 8085, whenever a signal is received at TRAP terminal, its program execution is transferred to a subroutine on address A) 0000 H B) 002C H C) 0024 H D) 0004 H

Last Answer : In 8085, whenever a signal is received at TRAP terminal, its program execution is transferred to a subroutine on address 0024 H

What is the Power Supply specification for 8085AH microprocessor?

Description : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins 

Last Answer : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins