In a microprocessor, the address of the next instruction to be executed, is stored in A) Stack pointer B) Address latch C) Program counter D) General purpose register

1 Answer

Answer :

 In a microprocessor, the address of the next instruction to be executed, is stored in Program counter

Related questions

Description : In microprocessor the next instruction to be executed is stored in a) Program Counter b) Stack Pointer c) Memory Pointer d) Accumulator

Last Answer : Ans: Program Counter

Description : When a program is being executed in an 8085 microprocessor, its Program Counter contains  (A) the number of instructions in the current program that have already been executed (B) the total number ... is being currently executed (D) the memory address of the instruction that is to be executed next

Last Answer : When a program is being executed in an 8085 microprocessor, its Program Counter contains the memory address of the instruction that is to be executed next

Description : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Last Answer : In an 8085 microprocessor, the contents of the Accumulator, after the following instructions are executed will become   XRA A   MVI B, F0 H   SUB B  (A) 01 H (B) 0F H (C) F0 H (D) 10 H

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Description : Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16 

Last Answer : Then number of T-states of the instruction STA in 8085 microprocessor is 13 

Description : In an 8085 microprocessor, after the execution of XRA A instruction A) the carry flag is set B) the accumulator contains FFH C) the zero flag is set D) the accumulator contents are shifted left by one bit

Last Answer :  In an 8085 microprocessor, after the execution of XRA A instruction the zero flag is set 

Description : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Last Answer : Which flag does not change by the execution of the instruction DCR B in 8085 microprocessor ?  (a) Parity (b) Carry (c) Zero (d) Sign

Description : The ___________ contains the address of the next instruction to be executed. a) IR b) PC c) Accumulator d) System counter

Last Answer : Answer: b Explanation: PC stands for program counter (It contains the address of the next instruction to be executed)

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

Description : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: (1) Decimals 8 (2) Decimal 16 (3) Decimal 32 (4) Decimal 2 

Last Answer : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: Decimal 32

Description : The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Last Answer : c) Program Counter

Description : Which register holds the next instruction to be executed:

Last Answer : c. Program control register

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

Description : The purpose of the microprocessor is to control ______  A. memory B. switches C. processing D. tasks

Last Answer : The purpose of the microprocessor is to control memory 

Description : Microprocessor is the ______ of the computer and it perform all the computational tasks  A. main B. heart C. important D. simple

Last Answer : Microprocessor is the heart of the computer and it performs all the computational tasks

Description : Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

Last Answer : Microprocessor is a/an electronic  circuit that functions as the CPU of the compute 

Description : A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

Last Answer : A microprocessor is a single chip integrating all the functions of a CPU of a computer.

Description : The 8085 Microprocessor has A) 8-bits Data bus and 16-bits Address bus B) 8-bits Data bus and 8-bits Address bus C) 16-bits Data bus and 16-bits Address bus D) 32-bits Data bus and 8-bits Address bus 

Last Answer : B) 8-bits Data bus and 8-bits Address bus. 

Description :  In a 16-bit microprocessor, a single word is A) 16 bit data B) 32 bit data C) 8 bit data D) 64 bit data 

Last Answer :  In a 16-bit microprocessor, a single word is 16 bit data

Description : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Last Answer : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Description : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Last Answer : The clock frequency of an 8085 microprocessor based system is 3 MHz. What should be the minimum pulse width of the INTR signal so that it is recognized successfully? A) 5.6 µs B) 5.7 µs C) 5.8 µs D) 5.9 µs

Description : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Last Answer : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Description : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins 

Last Answer : What is the Power Supply specification for 8085AH microprocessor? A) Single +5V supply with 10% voltage margins B) Dual +5V supply with 10% voltage margins C) Single +10V supply with 5% voltage margins D) Dual +5V supply with 5% voltage margins 

Description : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Last Answer : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Description : In 8085 microprocessor, the value of the most significant bit of the result following the execution of any arithmetic of Boolean instruction is stored in the (1) Carry status flag (2) Auxiliary carry status flag (3) Sign status flag (4) Zero status flag

Last Answer : In 8085 microprocessor, the value of the most significant bit of the result following the execution of any arithmetic of Boolean instruction is stored in the Sign status flag

Description : 8085 microprocessor has ________ individual flags during arithmetic and logic operations.

Last Answer : 8085 microprocessor has 5 individual flags during arithmetic and logic operations.

Description : To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is

Last Answer : To read or write a complete word from / to the memory in 8086 microprocessor and if it is located at an even address, the number of Read or Write cycles required is one

Description : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is 

Last Answer : In a microprocessor the service routine for a certain interrupt starts from a fixed location of memory which cannot be externally set but the interrupt can be delayed or rejected. Such an interrupt is Maskable and vectored

Description : Chock Speed of which Intel microprocessor is 3 GHz?  a. Core 2 Duo b. Core 2 Quad c. Pentium 4 d. Pentium III 

Last Answer : Chock Speed of which Intel microprocessor is 3 GHz?  a. Core 2 Duo b. Core 2 Quad c. Pentium 4 d. Pentium III 

Description : Intel's 8085 microprocessor chip contains  (A) seven 8 bit registers (B) 8 seven bits registers (C) seven 7 bit registers (D) eight 8 bit registers.

Last Answer : Intel's 8085 microprocessor chip contains seven 8 bit registers

Description : Consider the following program segment with 8085 microprocessor  LXI H 3600H  MOV A, M  HLT  The MOV instruction involves (a) indirect addressing (b) immediate addressing (c) implicit addressing (d) direct addressing

Last Answer : Consider the following program segment with 8085 microprocessor  LXI H 3600H  MOV A, M  HLT  The MOV instruction involves (a) indirect addressing (b) immediate addressing (c) implicit addressing (d) direct addressing

Description : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Last Answer : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Description : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Last Answer : The zero flag of 8085 microprocessor is to be set keeping the content of the accumulator unchanged. Which instruction is to be used?  (a) MOV A,A (b) ANI 00H (c) XRA A (d) CMP A

Description : The 8085 is a – microprocessor   1. 4 bit 2. 8 bit 3. 16 bit 4. 32 bit 

Last Answer : The 8085 is a 8 bit microprocessor

Description : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

Last Answer : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

Description : What is the difference between a microcontroller and a microprocessor?

Last Answer : Compare microprocessor and microcontroller Microprocessor Microcontroller 1)Inbuilt RAM and ROM 1)Do not have inbuilt RAM or ROM 2)Inbuilt timer 2)Doesn't have inbuilt timer ... same memory 6)Many Multifunction pins on the IC  6)less multifunction Pins on IC.

Description : The decoded instruction is stored in ______ (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Last Answer : (C) Instruction Register(IR)

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

Description : Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Last Answer : Cc. Instruction register

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

Description : The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: A) SPHL 2050H B) SPHL 2051H C) SHLD 2050H D) STAX 2050H

Last Answer : The 8O85 assembly language instruction that stores the contents of H and L registers into the memory locations 2050H and 2051H, respectively, is: SHLD 2050H

Description : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of microcode ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Last Answer : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Description : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Last Answer : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Description : ____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Last Answer : c. MAP

Description : In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

Description : In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD