Explain the shift and logical operations.

1 Answer

Answer :

Each of the operators takes an array of BIT or BOOLEAN as the left operand and an integer value as theright operand and performs the specified operation. The sll operator ( shift left logical) and srl operator (shift right logical) fill the vacated bits with left operandtype LEFT. The sla operator (shift left arithmetic) fills the vacated bits with rightmost bit of the left operand, whilethe sra operator (shift right arithmetic) fills the vacated bits with the left most of the left operand. Theoperator causes the vacated bits to be filled with the displaced bits in a circular fashion. 

These are “1001010” sll 2 is “0101000” -- filled with BIT LEFT, which is ‘0’. “1001010” srl 3 is “0001001” – filled with ‘0’.

“1001010” sla 2 is “0101000” – filled with rightmost bit which is ‘0’. 

“1001010” sra 3 is “1111001” –filled with ‘1’which is the leftmost bit. 

“1001010” rol 2 is “0101010” –rotate left 

“1001010” ror3 is “0101001” –rotate right

Logical Operators: The logical operators and, or, nand, nor, xor, xnor and not are defined for BIT and BOOLEAN types, as well as for one-dimensional arrays containing the elements of BIT and BOOLEAN. All these operators have the lowest priority, except for the operator not, which has the highest priority. The BIT type is represented by the values 0 and 1 while the Boolean type by True and False.

Related questions

Description : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Last Answer : In the 8085A Microprocessor, arithmetic and logical operations are performed through which of the following? A) Stack B) ALU C) I/O D) Register 

Description : Does The 8085 Support Externally Initiated Operations? If Yes How?

Last Answer : Answer :Yes the 8085 does support several externally initiated operations. The possible operations and the corresponding pins for them in the 8085 are as follows: It supports resetting ( this is possible ... It also has a HOLD pin which can basically pause the operation till required/ as required.

Description : Please give examples of statements that lead to the legitimate response "That's saying nothing"?

Last Answer : answer:Wherever you go, there you are. Get a life. What [sports team A] needs to do now is score some points, and prevent [opposing team] from scoring points. Some people say… A new study suggests that more/less of X may reduce the risk of Z.

Description : Which operation is extremely useful in serial transfer of data: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Last Answer : c. Shift micro operation

Description : Which operation refer bitwise manipulation of contents of register: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Last Answer : a. Logical micro operation

Description : which shift is used for signed binary number: a. Logical b. Arithmetic c. Both d. None of these

Last Answer : b. Arithmetic

Description : In which shift is used to divide a signed number by two: a. Logical right-shift b. Arithmetic right shift c. Logical left shift d. Arithmetic left shift

Last Answer : b. Arithmetic right shift

Description : Which is data manipulation types are. a. Arithmetic instruction b. Shift instruction c. Logical and bit manipulation instructions d. All of these

Last Answer : d. All of these

Description : In which instruction are used to perform Boolean operation on non-numerical data: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Last Answer : a. Logical and bit manipulation

Description : Which operation is used to shift the content of an operand to one or more bits to provide necessary variation: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Last Answer : b. Shift manipulation

Description : Draw design flow of ASIC and explain it.

Last Answer : Specifications: In this step all the functionality and features are defined, such as power consumption, voltage reference, timing restrictions and performing criterion. Chip planning is also performed ... fabrication, the wafer is diced into individual chips. Each Chip is packaged and tested.

Description : Explain basic architecture of Sparton-3 FPGA series.

Last Answer : The Spartan-3E family architecture consists of five fundamental programmable functional elements:  Configurable Logic Blocks (CLBs): Contain flexible Look-Up Tables (LUTs) ... fully digital solutions for distributing, delaying, multiplying, dividing, and phase-shifting clock signals. 

Description : Draw CMOS inverter characteristic and explain it.

Last Answer : Characteristics: The characteristics of CMOS inverter depend on the charging and discharging of the load capacitance CL through the PMOS and NMOS transistors respectively. The finite time taken for this charging ... pass from input to output High-to-low delay (tdf) Low-to-high delay (tdr)

Description : Explain event scheduling with suitable example.

Last Answer : Event scheduling: The assignment to signal x does not happen instantly. Each of the values assigned to x contain an afterclause. The mechanism for delaying the new value is called scheduling an event. By ... value. Event is nothing but change on target signal which is to be updated. Example: X

Description : Write the syntax of entity and architecture used in VHDL and explain it.

Last Answer : Entity declaration: It defines the names. Input output signals and modes of a hardware module. Also it provides the external interface of an entity. It is a black box view. Syntax ... _name of entity_ name  Architecture_ declaration_ name;  begin  Statement;  end architecture_ name;

Description : Explain fabrication using N-well process.

Last Answer : N-Well process: The N-well CMOS circuits are getting more popular because of the lower substrate bias effect on transistor threshold voltage and lower parasitic capacitances associated with source ... overall passivation layer is formed and the openings for accessing bonding pads are defined. 

Description : Explain estimation of channel capacitance of CMOS.

Last Answer : Capacitance estimation: The dynamic response i.e. switching speed of MOS system depends on capacitance associated with the MOS devices which are formed by different layers in MOS transistors ... are due to three dimensional, distributed charge voltage relations within the device structure. 

Description : How many basic logical operations ?

Last Answer : 3 basic logical operations.

Description : Pick the one that is used for logical operations or comparisons such as less than equal to or greater than. A) Arithmetic and Logic Unit B) Control Unit C) Both of above D) None of above

Last Answer : Answer : A

Description : The first machine to successfully perform a long series of arithmetic and logical operations was: A) ENIAC B) Mark-I C) Analytic Engine D) UNIVAC-1

Last Answer : Answer : B

Description : The basic operations performed by a computer are A) Arithmetic operation B) Logical operation C) Storage and relative D) All the above

Last Answer : Answer : D

Description : The computer performs all mathematical and logical operations inside its _______ A. Visual Display Unit B. Memory Unit C. Output Unit D. Central Processing Unit

Last Answer : D. Central Processing Unit

Description : Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

Description : Which operation use one operand or unary operations: a. Arithmetic b. Logical c. Both d. None

Last Answer : c. Both

Description : The first machine to successfully perform a long series of arithmetic and logical operations was; a. ENIAC b. Mark I c. Analytic engine d. UNIVAC-I

Last Answer : Mark

Description : Pick the one that is used for logical operations or comparisons such as less than equal to or greater than. a. Arithmetic and Logic Unit b. Control Unit c. Both of above d. None of above

Last Answer : Arithmetic and Logic Unit

Description : The physical layer translates logical communication requests from the ______ into hardware specific operations. a. data link layer b. network layer c. trasnport layer d. application layer

Last Answer : a. data link layer

Description : The main function of the ALU is: a) Store Data and Information for Future Use b) Perform arithmetic and logical operations c) Control Computer Output, such as Printing d) None of These

Last Answer : b) Perform arithmetic and logical operations

Description : The main function of the ALU is to a) perform arithmetic and logical operations b) store data and information for future use c) control computer output, such as printing d) monitor all computer activities e) None of these

Last Answer : a) perform arithmetic and logical operations

Description : The basic operations performed by a computers are- 1) Arithmetic Operation 2) Logical Opertaion 3) Storage and Relative 4) All the above

Last Answer : 4) All the above

Description : A ________ is a logical unit that serves as the target for storage operations, such as the SCSI protocol READs and WRITEs. a) GETs b) PUN c) LUN d) All of the mentioned

Last Answer : LUN

Description : The basic operations performed by a computers are 1 Arithmetic Operation 2 Logical Opertaion 3 Storage and Relative 4 All the above

Last Answer : 4 All the above

Description : The first machine to successfully perform a long series of arithmetic and logical operations was: a. ENIAC b. Mark-I c. Analytic Engine d. UNIVAC-1

Last Answer : b. Mark-I

Description : The first machine to successfully perform a long series of arithmetic and logical operations was; a. ENIAC b. Mark I c. Analytic engine d. UNIVAC-I

Last Answer : b. Mark I

Description : Pick the one that is used for logical operations or comparisons such as less than equal to or greater than. a. Arithmetic and Logic Unit b. Control Unit c. Both of above

Last Answer : a. Arithmetic and Logic Unit

Description : State true or false. i) comparisons precede logical operations in java ii) assignment operations succeed increment operations iii) arithmetic operations succeed comparisons iv) x precede + A) i-true, ii-true, iii-false, ... false, ii-true, iii-false, iv-false D) i-true, ii-false, iii-false, iv-true

Last Answer : A) i-true, ii-true, iii-false, iv-true

Description : The first machine to successfully perform a long series of arithmetic and logical operations was: a. ENIAC b. Mark-I c. Analytic Engine d. UNIVAC-1

Last Answer : b. Mark-I

Description : State the function of each step elements of VHDL.

Last Answer : 1. Library: Many design elements such as packages, definitions and entireentity architecture pairs can be placed in a library. 2. Entity: describes input and output 3. Architecture: operational flow of ... design elements like subprograms and procedures can be placed in a package for re-use. 

Description : What is test bench? Write its applications

Last Answer : Test Bench: A test bench is used to verify the functionality of the design. We need to stimulate our designs in order to test their functionality. Stimulus in a real system is from an ... the entity under test and to collect output responses. 6. To compare output responses with expected values.

Description : Define the following terms : 1) Noise margin 2) Power fanout 3) Skew 4) Meta stability

Last Answer : 1) Noise Margin: It is a measure of noise immunity of a gate or circuit (noise immunity is the ability of a gate or circuit to tolerate any noise present in a signal without performing a wrong operation) ... OR  A metastable state is half way between logic 0 and logic 1 .It is undefined state.

Description : Compare signals and variables in VHDL

Last Answer : Sr. No Signals Variables 1 Signal objects are used to connect entities together to form model Variables are used for local storage in process statements and subprograms. 2 ... only. 5 Signals need more information so more memory Variables take less memory

Description : What do you meant by sensitivity list and zero modeling?

Last Answer : Sensitivity list: Every concurrent statement has a sensitivity list. Statements are executed only when there is an event or signal in the sensitivity list, otherwise they are suspended. Ex. F

Description : Describe Twin-tube process with diagram.

Last Answer : Twin Tub Process:  A logical extension of the p-well and n-well approaches is the twin-tub fabrication process.  In this process, a substrate of high resistivity of n-type material ... manufacturing tolerances results.  This is particularly important as far as latch up is concerned.

Description : Compare Mealy M/C with Moore M/C.

Last Answer : MOORE MACHINE MELAY MACHINE 1 Output is function of state of machine Output is function of state of machine and present input condition.  2 Requires more number of states Requires ... Output is at the time of state transition 6 Block diagram: Block diagram:

Description : What do you mean by simulation? Why it is necessary?

Last Answer : Simulation is functional emulation of a circuit design through software programs that use models to replicate how a device will perform in terms of timing and results. It should be ... Simulation is used for design verification: Validate assumptions, Verify logic, Verify performance (timing)

Description : Design Y=AB.CD using CMOS logic.

Last Answer : Y=AB.CD using CMOS logic

Description : State any one process for wafer fabrication with diagram

Last Answer : Wafer Processing: The basis raw material used is a disk of silicon, which is between 75 mm to 150 mm in diameter and is less than 1mm thick used in semi-conductor plants. Wafers are cut ... Following slicing at least one face of the wafer is polished to flat scratch free mirror finish surface.

Description : Compare FPGA and CPLD.

Last Answer : Sr no: FPGA CPLD 1 It is field programmable gate array. It is complex programmable logic device. 2 Capacity is defined in terms of number of gates available. ... 8 FPGA are available in wide density range. CPLD contain fewer registers but have better performance.

Description : State any 4 features of VHDL.

Last Answer : 1. It is a concurrent language that is it can execute statements at same time in parallel as in hardware.  2. It is a sequential language that is it can execute sequential statements one at a ... for asynchronous resets.  18. Logical statement (like case and if/then) endings are clearly marked.

Description : Compare Asynchronous sequential and synchronous sequential circuits.

Last Answer : SR. NO. ASYNCHRONOUS SEQUENTIAL CIRCUIT SYNCHRONOUS SEQUENTIAL CIRCUITS. 1 Output can be changed at any instant of time by changing the input Output changes at discrete ... the counter change state simultaneously. This is because all the flip-flops are clocked simultaneously.