A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer? (A) 0.06% (B) 0.12% (C) 1.2% (D) 2.5%

A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer? (A) 0.06% (B) 0.12% (C) 1.2% (D) 2.5%
by

1 Answer

Answer :

Answer: B
by

Related questions

What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions? Mov al, 15 Mov ah, 15 Xor al, al Mov cl, 3 Shr ax, cl Codes: (A) 0F00 h (B) 0F0F h (C) 01E0 h (D) FFFF h

Description : What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions? Mov al, 15 Mov ah, 15 Xor al, al Mov cl, 3 Shr ax, cl Codes: (A) 0F00 h (B) 0F0F h (C) 01E0 h (D) FFFF h

Last Answer : (C) 01E0 h

If link transmits 4000 frames per second and each slot has 8 bits, the transmission rate of circuit of this TDM is ............... (A) 64 Kbps (B) 32 Mbps (C) 32 Kbps (D) 64 Mbps

Description : If link transmits 4000 frames per second and each slot has 8 bits, the transmission rate of circuit of this TDM is ............... (A) 64 Kbps (B) 32 Mbps (C) 32 Kbps (D) 64 Mbps

Last Answer : (C) 32 Kbps

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that the microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate for this microprocessor? (A) 8x106 bytes/sec (B) 4x106 bytes/sec (C) 16x106 bytes/sec (D) 4x109 bytes/sec

Description : Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that the microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What ... (A) 8x106 bytes/sec (B) 4x106 bytes/sec (C) 16x106 bytes/sec (D) 4x109 bytes/sec 

Last Answer : (B) 4x106 bytes/sec

Assume that we need to download text documents at the rate of 100 pages per minute. A page is an average of 24 lines with 80 characters in each line and each character requires 8 bits. Then the required bit rate of the channel is ................ (A) 1.636 Kbps (B) 1.636 Mbps (C) 2.272 Mbps (D) 3.272 Kbps

Description : Assume that we need to download text documents at the rate of 100 pages per minute. A page is an average of 24 lines with 80 characters in each line and each character requires 8 bits. Then the required bit rate of the channel is ... ...... (A) 1.636 Kbps (B) 1.636 Mbps (C) 2.272 Mbps (D) 3.272 Kbps

Last Answer : Answer: Marks given to all

The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Description : The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Last Answer : a. DMA acknowledge signal

The method which offers higher speeds of I/O transfers is ___________ a) Interrupts b) Memory mapping c) Program-controlled I/O d) DMA

Description : The method which offers higher speeds of I/O transfers is ___________ a) Interrupts b) Memory mapping c) Program-controlled I/O d) DMA

Last Answer : DMA

A pure ALOHA Network transmits 200 bit frames using a shared channel with 200 Kbps bandwidth. If the system (all stations put together) produces 500 frames per second, then the throughput of the system is ______. a. 0.384 b. 0.184 c. 0.286 d. 0.58

Description : A pure ALOHA Network transmits 200 bit frames using a shared channel with 200 Kbps bandwidth. If the system (all stations put together) produces 500 frames per second, then the throughput of the system is ______. a. 0.384 b. 0.184 c. 0.286 d. 0.58

Last Answer : b. 0.184

_______is the process of carrying commands: a) Storing b) Executing c) Fetching d) None of These

Description : _______is the process of carrying commands: a) Storing b) Executing c) Fetching d) None of These

Last Answer : b) Executing

________ is the process of carrying commands. a) Fetching b) Storing c) Executing d) Decoding e) None of these

Description : ________ is the process of carrying commands. a) Fetching b) Storing c) Executing d) Decoding e) None of these

Last Answer : c) Executing

A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes? (A) 0.64 (B) 0.96 (C) 2.00 (D) 0.32

Description : A dynamic RAM has refresh cycle of 32 times per msec. Each refresh operation requires 100 nsec and a memory cycle requires 250 nsec. What percentage of memory’s total operating time is required for refreshes? (A) 0.64 (B) 0.96 (C) 2.00 (D) 0.32

Last Answer : Answer: D Explanation: in 1ms : refresh = 32 times Memory cycle = 1ms/250ns = 106ns/250ns = 4000 times Therefore, % of refresh time = (32 x 100ns)/(4000 x 250ns) = 3200ns/1000000 x 100% = 0.32%

If link transmits 4000 frames per second and each slot has 8 bits, the transmission rate of circuit of this TDM is ______. a. 64 Kbps b. 32 Mbps c. 32 Kbps d. 64 MbpS

Description : If link transmits 4000 frames per second and each slot has 8 bits, the transmission rate of circuit of this TDM is ______. a. 64 Kbps b. 32 Mbps c. 32 Kbps d. 64 MbpS

Last Answer : c. 32 Kbps

Four channels are multiplexed using TDM. If each channel sends 100 bytes/second and we multiplex 1 byte per channel, then the bit rate for the link is ............... (A) 400 bps (B) 800 bps (C) 1600 bps (D) 3200 bps

Description : Four channels are multiplexed using TDM. If each channel sends 100 bytes/second and we multiplex 1 byte per channel, then the bit rate for the link is ............... (A) 400 bps (B) 800 bps (C) 1600 bps (D) 3200 bps

Last Answer : (D) 3200 bps Answer: D Explanation: The multiplexer is shown in the Figure. Each frame carries 1 byte from each channel; the size of each frame, therefore, is 4 bytes, or 32 bits. Because each ... channel, the frame rate must be 100 frames per second. The bit rate is 100 32 = 3200 bps. 

Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it is assumed that each sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Description : Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it ... sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Last Answer : (C) 128 kbps

Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Description : Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Last Answer : b. DMA

Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Description : Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Last Answer : b. Cache memory

Consider the following justifications for commonly using the two-level CPU scheduling : I. It is used when memory is too small to hold all the ready processes. II. Because its performance is same as that of the FIFO. III. Because it facilitates putting some set of processes into memory and a choice is made from that. IV. Because it does not allow to adjust the set of in-core processes. Which of the following is true ? (A) I, III and IV (B) I and II (C) III and IV (D) I and III

Description : Consider the following justifications for commonly using the two-level CPU scheduling : I. It is used when memory is too small to hold all the ready processes. II. Because its performance is same as that of the FIFO. III. Because it ... ? (A) I, III and IV (B) I and II (C) III and IV (D) I and III

Last Answer : (D) I and III

Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also doubled. Further, consider that a normal instruction takes one micro second, but if a page fault occurs, it takes 2001 micro seconds. If a program takes 60 sec to run, during which time it gets 15000 page faults, how long would it take to run if twice as much memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Description : Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also ... memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Last Answer : Answer: C Explanation: T = Ninstr x 1µs + 15,000 x 2,000 µs = 60s Ninstr x 1µs = 60,000,000 µs - 30,000,000 µs = 30,000,000 µs Ninstr = 30,000,000 The number of instruction ... doesn't mean that the program runs twice as fast as on the first system. Here, the performance increase is of 25%.

A pure ALOHA Network transmit 200 bit frames using a shared channel with 200 Kbps bandwidth. If the system (all stations put together) produces 500 frames per second, then the throughput of the system is .............. (A) 0.384 (B) 0.184 (C) 0.286 (D) 0.586

Description : A pure ALOHA Network transmit 200 bit frames using a shared channel with 200 Kbps bandwidth. If the system (all stations put together) produces 500 frames per second, then the throughput of the system is .............. (A) 0.384 (B) 0.184 (C) 0.286 (D) 0.586

Last Answer : (B) 0.184

………… memory is a special memory used for speeding up the transfer of data and instructions in CPU. -Technology

Description : ………… memory is a special memory used for speeding up the transfer of data and instructions in CPU. -Technology

Last Answer : Cache memory is a special memory used for speeding up the transfer of data and instructions in CPU.

A virtual memory has a page size of 1K words. There are eight pages and four blocks. The associative memory page table contains the following entries: Image Which of the following list of virtual addresses (in decimal) will not cause any page fault if referenced by the CPU? (A) 1024, 3072, 4096, 6144 (B) 1234, 4012, 5000, 6200 (C) 1020, 3012, 6120, 8100 (D) 2021, 4050, 5112, 7100

Description : A virtual memory has a page size of 1K words. There are eight pages and four blocks. The associative memory page table contains the following entries:  Which of the following list of virtual addresses (in ... 1234, 4012, 5000, 6200 (C) 1020, 3012, 6120, 8100 (D) 2021, 4050, 5112, 7100

Last Answer : Answer: C Explanation: The pages which are not in main memory are: 1020 will not cause page fault (1024-2047) 3012 will not cause page fault (3072-4095) 6120 will not cause page fault (4096-5119) 8100 will not cause page fault (6144-7167)

The probability thata singlebit will be inerror on a typical public telephone lineusing 4800 bps modem is 10 to the power -3. If no error detection mechanism is used, the residual error ratefor a communicationline using 9-bit frames is approximately equal to A. 0.003 B. 0.009 C. 0.991 D. 0.999 E. None of the above

Description : The probability thata singlebit will be inerror on a typical public telephone lineusing 4800 bps modem is 10 to the power -3. If no error detection mechanism is used, the residual error ratefor a communicationline using 9-bit frames is ... to A. 0.003 B. 0.009 C. 0.991 D. 0.999 E. None of the above

Last Answer : 0.009

An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, then baud rate and bit rate of the signal are ............... and .............. (A) 4000 bauds \ sec & 1000 bps (B) 2000 bauds \ sec & 1000 bps (C) 1000 bauds \ sec & 500 bps (D) 1000 bauds \ sec & 4000 bps

Description : An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, then baud rate and bit rate of the signal are ............... and .............. (A) 4000 bauds \ sec & ... (B) 2000 bauds \ sec & 1000 bps (C) 1000 bauds \ sec & 500 bps (D) 1000 bauds \ sec & 4000 bps

Last Answer : (D) 1000 bauds \ sec & 4000 bps Explanation: Bit rate is the number of bits per second. Baud rate is the number of signal units per second. Baud rate is less than or equal to the bit rate. Baud rate = 1000 bauds per second (baud/s) Bit rate = 1000 x 4 = 4000 bps

The ............... transfers the executable image of a C++ program from hard disk to main memory. (A) Compiler (B) Linker (C) Debugger (D) Loader

Description : The ............... transfers the executable image of a C++ program from hard disk to main memory. (A) Compiler (B) Linker (C) Debugger (D) Loader

Last Answer : (D) Loader

Software testing is (A) the process of establishing that errors are not present. (B) the process of establishing confidence that a program does what it is supposed to do. (C) the process of executing a program to show that it is working as per specifications. (D) the process of executing a program with the intent of finding errors.

Description : Software testing is (A) the process of establishing that errors are not present. (B) the process of establishing confidence that a program does what it is supposed to do. (C) the process of ... as per specifications. (D) the process of executing a program with the intent of finding errors. 

Last Answer : (D) the process of executing a program with the intent of finding errors.

How many cereal boxes are assembled in four minutes given the boxes are assemled at a rate of two boxes per second?

Description : How many cereal boxes are assembled in four minutes given the boxes are assemled at a rate of two boxes per second?

Last Answer : You need to multiply all of the following together:* 2 (boxesper second)* 60 (seconds in a minute)* 4 (total minutes)

A thread is usually defined as a light weight process because an Operating System (OS) maintains smaller data structure for a thread than for a process. In relation to this, which of the following statement is correct? (A) OS maintains only scheduling and accounting information for each thread. (B) OS maintains only CPU registers for each thread. (C) OS does not maintain a separate stack for each thread. (D) OS does not maintain virtual memory state for each thread.

Description : A thread is usually defined as a light weight process because an Operating System (OS) maintains smaller data structure for a thread than for a process. In relation to this, which of the following ... separate stack for each thread. (D) OS does not maintain virtual memory state for each thread.

Last Answer : (B) OS maintains only CPU registers for each thread.

In hierarchical routing with 4800 routers, what region and cluster sizes should be chosen to minimize the size of the routing table for a three layer hierarchy? (A) 10 clusters, 24 regions and 20 routers (B) 12 clusters, 20 regions and 20 routers (C) 16 clusters, 12 regions and 25 routers (D) 15 clusters, 16 regions and 20 routers

Description : In hierarchical routing with 4800 routers, what region and cluster sizes should be chosen to minimize the size of the routing table for a three layer hierarchy? (A) 10 clusters, 24 regions and 20 routers (B ... (C) 16 clusters, 12 regions and 25 routers (D) 15 clusters, 16 regions and 20 routers

Last Answer : (D) 15 clusters, 16 regions and 20 routers Rooters minimum, then regions minimum, then clusters minimum.

Consider a uniprocessor system where new processes arrive at an average of five processes per minute and each process needs an average of 6 seconds of service time. What will be the CPU utilization ? (A) 80 % (B) 50 % (C) 60 % (D) 30 %

Description : Consider a uniprocessor system where new processes arrive at an average of five processes per minute and each process needs an average of 6 seconds of service time. What will be the CPU utilization ? (A) 80 % (B) 50 % (C) 60 % (D) 30 %

Last Answer : (B) 50 %

A device is sending out data at the rate of 2000 bps. How long does it take to send a file of 1,00,000 characters ? (A) 50 (B) 200 (C) 400 (D) 800

Description : A device is sending out data at the rate of 2000 bps. How long does it take to send a file of 1,00,000 characters ? (A) 50 (B) 200 (C) 400 (D) 800

Last Answer : (C) 400 Explanation: 1,00,000 characters = 1,00,000 x 8 bits = 8,00,000 bits 8,00,000 bits/2000 bps = 400 seconds

An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Description : An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Last Answer : C. Direct Memory Access (DMA)

Under GST, Smartphones will be taxed at ................... per cent. (A) 14% (B) 12% (C) 18% (D) 5%

Description : Under GST, Smartphones will be taxed at ................... per cent. (A) 14% (B) 12% (C) 18% (D) 5%

Last Answer : (B) 12%

The virtual address generated by a CPU is 32 bits. The Translation Lookaside Buffer (TLB) can hold total 64 page table entries and a 4-way set associative (i.e. with 4- cache lines in the set). The page size is 4 KB. The minimum size of TLB tag is (A) 12 bits (B) 15 bits (C) 16 bits (D) 20 bits

Description : The virtual address generated by a CPU is 32 bits. The Translation Lookaside Buffer (TLB) can hold total 64 page table entries and a 4-way set associative (i.e. with 4- cache lines in the set). The page size is 4 KB. The minimum size of TLB tag is (A) 12 bits (B) 15 bits (C) 16 bits (D) 20 bits

Last Answer : (C) 16 bits Explanation: VirtualAddress = 32 bits PageSize = 4KB = 12 bits therefore : VPNTag = 20 bits, OffsetTag = 12 bits TLBEntryLength = VPNTag = 20 bits TotalTLBEntries = 64, 4-way implies ... therefore : TLBIndex = 4 bits TLBTag = TLBEntryLength - TLBIndex = 20 - 4 = 16 bits

The contents of Register (BL) and Register (AL) of 8085 microprocessor are 49H and 3AH respectively. The contents of AL, the status of carry flag (CF) and sign flag (SF) after executing 'SUB AL, BL' assembly language instruction, are (1) AL=0FH; CF=1; SF=1 (2) AL=F0H; CF=0; SF=0 (3) AL=F1H; CF=1; SF=1 (4) AL=1FH; CF=1; SF=1

Description : The contents of Register (BL) and Register (AL) of 8085 microprocessor are 49H and 3AH respectively. The contents of AL, the status of carry flag (CF) and sign flag (SF) after executing 'SUB AL, BL' assembly language instruction, are ( ... ; CF=0; SF=0 (3) AL=F1H; CF=1; SF=1 (4) AL=1FH; CF=1; SF=1

Last Answer : Answer: 3

How many 8-bit characters can be transmitted per second over a 9600 baud serial communication link using asynchronous mode of transmission with one start bit, eight data bits, two stop bits, and one parity bit ? a. 600 b. 800 c. 876 d. 1200

Description : How many 8-bit characters can be transmitted per second over a 9600 baud serial communication link using asynchronous mode of transmission with one start bit, eight data bits, two stop bits, and one parity bit ? a. 600 b. 800 c. 876 d. 1200

Last Answer : b. 800

Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Description : Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Last Answer : a) 8257, 8253

Consider a CSMA/CD network that transmits data at a rate of 100 Mbps (108 bits per second) over a 1 km (kilometre) cable with no repeaters. If the minimum frame size required for this network is 1250 bytes, what is the signal speed (km/sec) in the cable? a. 8000 b. 10000 c. 16000 d. 20000

Description : Consider a CSMA/CD network that transmits data at a rate of 100 Mbps (108 bits per second) over a 1 km (kilometre) cable with no repeaters. If the minimum frame size required for this network is 1250 bytes, what is the signal speed (km/sec) in the cable? a. 8000 b. 10000 c. 16000 d. 20000

Last Answer : d. 20000

In India, the GST Council has come out with a four-rate structure. They are? (A) 5%, 12%, 18% and 24% (B) 5%, 12%, 18% and 26% (C) 5%, 12%, 18% and 28% (D) 5%, 12%, 16% and 28%

Description : In India, the GST Council has come out with a four-rate structure. They are? (A) 5%, 12%, 18% and 24% (B) 5%, 12%, 18% and 26% (C) 5%, 12%, 18% and 28% (D) 5%, 12%, 16% and 28%

Last Answer : (C) 5%, 12%, 18% and 28%

The highest rate of tax prescribed under IGST is– (A) 5% (B) 12% (C) 18% (D) 28%

Description : The highest rate of tax prescribed under IGST is– (A) 5% (B) 12% (C) 18% (D) 28%

Last Answer : (D) 28%

Emergency loans are made at what rate over the normal Current Debt interest rate? a. 5% b. 7.5% c. 10% d. 12% e. 25%

Description : Emergency loans are made at what rate over the normal Current Debt interest rate? a. 5% b. 7.5% c. 10% d. 12% e. 25%

Last Answer : b. 7.5%

A bond with the number 12.6S2005, indicates that: a. the interest rate is 12.6%; due in May. b. the interest rate is 12%; due on June 05. c. the interest rate is 12%; due in June 2005. d. the interest rate is 5%; due on December 6. e. the interest rate is 12.6%; due on December 31, 2005.

Description : A bond with the number 12.6S2005, indicates that: a. the interest rate is 12.6%; due in May. b. the interest rate is 12%; due on June 05. c. the interest rate is 12%; due in June 2005. d. the interest rate is 5%; due on December 6. e. the interest rate is 12.6%; due on December 31, 2005.

Last Answer : e. the interest rate is 12.6%; due on December 31, 2005.

If your interest rate is 12.1%, and when you issue new bonds, the bond interest rate is: a. 10.7%. b. 12.1%. c. 13.5%. d. 6.1%. e. 12%.

Description : If your interest rate is 12.1%, and when you issue new bonds, the bond interest rate is: a. 10.7%. b. 12.1%. c. 13.5%. d. 6.1%. e. 12%.

Last Answer : c. 13.5%.

Given Real GDP of 6.5% and rate of inflation of 5.5% nominal GDP will be……. (a) 12% ; (b) 10% ; (c) 10.5% ; (d) 9.5%

Description : Given Real GDP of 6.5% and rate of inflation of 5.5% nominal GDP will be……. (a) 12% ; (b) 10% ; (c) 10.5% ; (d) 9.5%

Last Answer : (a) 12% ;

A computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as A) Super computer B) Mini computer C) Micro computer D) Macro computer

Description : A computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as A) Super computer B) Mini computer C) Micro computer D) Macro computer

Last Answer : Answer : A

a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Description : a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Last Answer : Super computer

a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Description : a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Last Answer : Super computer

a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Description : a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Last Answer : a. Super computer

a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Description : a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Last Answer : a. Super computer

A controlled flight is required to inform the concerned ATC unit when the average TAS at cruising level deviates or is expected to deviate compared to that given TAS in the Flight Plan by at least plus or minus: a. 10% b. 3% c. 5% d. 2%

Description : A controlled flight is required to inform the concerned ATC unit when the average TAS at cruising level deviates or is expected to deviate compared to that given TAS in the Flight Plan by at least plus or minus: a. 10% b. 3% c. 5% d. 2%

Last Answer : d. 2%