In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

In 8086 microprocessor one of the following statements is not true.a)Coprocessor is  interfaced in MAX mode
b)Coprocessor is interfaced in MIN mode
c)I/O can be interfaced in MAX / MIN moded)Supports pipelining
by

1 Answer

Answer :

b)Coprocessor is interfaced in MIN mode
by

Related questions

In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Description : In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Last Answer : b) Coprocessor is interfaced in MIN mode

8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Description : 8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Last Answer : a) Data width on the output

8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Description : 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Last Answer : a) 8

8086 microprocessor is interfaced to 8253 a programmable interval timer. The maximum number by which the clock frequency on one of the timers is divided by a) 216 b) 28 c) 210 d) 220

Description : 8086 microprocessor is interfaced to 8253 a programmable interval timer. The maximum number by which the clock frequency on one of the timers is divided by a) 216 b) 28 c) 210 d) 220

Last Answer : d) 220

Which system communicates with the outside word via the I/O devices interfaced to it: a. Microprocessor b. Microcomputer c. Digital computer d. All of these

Description : Which system communicates with the outside word via the I/O devices interfaced to it: a. Microprocessor b. Microcomputer c. Digital computer d. All of these

Last Answer : b. Microcomputer

BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Description : BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Last Answer : b) Odd bank memory

Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a system, rather than serving as a main processor itself. iii) Because main Microprocessor handles the general program execution and the 8087 handles specialized math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

Who was introduce the 80286 microprocessor updated on 8086,in 1983: a. Intel b. Motorola c. Fairchild d. None of these

Description : Who was introduce the 80286 microprocessor updated on 8086,in 1983: a. Intel b. Motorola c. Fairchild d. None of these

Last Answer : a. Intel

How many speed of 8088,8085,8086 microprocessor: a. 2.5 Million instruction per second b. 1.5 Million instruction per second c. 3.5 Million instruction per second d. 1.6 Million instruction per second

Description : How many speed of 8088,8085,8086 microprocessor: a. 2.5 Million instruction per second b. 1.5 Million instruction per second c. 3.5 Million instruction per second d. 1.6 Million instruction per second

Last Answer : a. 2.5 Million instruction per second

Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Description : Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Last Answer : d. All of these

In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Description : In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Description : In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Description : n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Last Answer : a) NMI

Write an algorithm to subtract two 16 bit numbers (With borrow) in 8086 microprocessor.

Description : Write an algorithm to subtract two 16 bit numbers (With borrow) in 8086 microprocessor.

Last Answer : Algorithm for 16 bit numbers subtraction with borrow: 1. Load 0000H into CX register (for borrow) 2. Load the first number into AX(accumulator) 3. Load the second number into BX register 4. Subtract ... . Move data from AX(accumulator) to memory 8. Move data from CX register to memory 9. Stop

Enlist any four addressing modes of 8086 microprocessor.

Description : Enlist any four addressing modes of 8086 microprocessor.

Last Answer : Addressing modes of 8086 : 1. Immediate 2. Direct 3. Register 4. Register indirect 5. Indexed 6. Register relative 7. Based indexed 8. Relative based indexed 9. Implied

State the use of OF and DF flags of 8086 microprocessor.

Description : State the use of OF and DF flags of 8086 microprocessor.

Last Answer : Overflow Flag: This flag is set if an overflow occurs, i.e. if the result of a signed operation is large enough to be accommodated in destination register. Direction Flag: It selects either increment or decrement mode for DI &/or SI register during string instructions.

Describe the functions of General purpose registers of 8086 microprocessor.

Description : Describe the functions of General purpose registers of 8086 microprocessor.

Last Answer : (i) General Purpose Registers of 8086 1. AX (Accumulator) - Used to store the result for arithmetic / logical operations All I/O data transfer using IN & OUT instructions use A ... Index - acts as the destination for string movement instructions Used to hold offset address of Extra segment.

The 16 bit flag of 8086 microprocessor is responsible to indicate ___________

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

One of the following signals belongs to the 8087 coprocessor is a. HOLD b. BUSY c. TEST d. NMI

Description : One of the following signals belongs to the 8087 coprocessor is a. HOLD b. BUSY c. TEST d. NMI

Last Answer : c. TEST

In 8087 coprocessor one of the following instructions is not valid a. FSIN b. FPTAN c. FIDIV d. FSQRT

Description : In 8087 coprocessor one of the following instructions is not valid a. FSIN b. FPTAN c. FIDIV d. FSQRT

Last Answer : a. FSIN

______ input is available, so that another coprocessor can be connected and function in _________ with the 8087. . a) RQ/GT0, parallel b) RQ/GT1, parallel c) QS1 & QS0, parallel d) S0 & S1, parallel.

Description : ______ input is available, so that another coprocessor can be connected and function in _________ with the 8087. . a) RQ/GT0, parallel b) RQ/GT1, parallel c) QS1 & QS0, parallel d) S0 & S1, parallel.

Last Answer : a) RQ/GT0, parallel

___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Description : ___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Last Answer : b) RQ/GT0 & RQ/GT1, FWAIT

The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Description : The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Last Answer : c. Throughput

The fetch-execute cycle is to use a system know as: a. Assembly line b. Pipelining c. Cache d. None of these

Description : The fetch-execute cycle is to use a system know as: a. Assembly line b. Pipelining c. Cache d. None of these

Last Answer : b. Pipelining

Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Description : Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

How can we make computers work faster? a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Description : How can we make computers work faster? a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Description : If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Last Answer : a) BS16

Define pipelining.

Description : Define pipelining.

Last Answer : Pipelining: Process of fetching the next instruction while the current instruction is executing is called pipelining which will reduce the execution time.

An organization in which strategy development is characterized by internal political negotiation and self-interest is operating in which strategy-making mode? A. The transactive mode B. The muddling through mode C. The command modeD. The emotional mode

Description : An organization in which strategy development is characterized by internal political negotiation and self-interest is operating in which strategy-making mode? A. The transactive mode B. The muddling through mode C. The command modeD. The emotional mode

Last Answer : The command mode

An organization in which strategy development is characterized by internal political negotiation and self-interest is operating in which strategy-making mode? A. The transactive mode B. The muddling through mode C. The command modeD. The emotional mode

Description : An organization in which strategy development is characterized by internal political negotiation and self-interest is operating in which strategy-making mode? A. The transactive mode B. The muddling through mode C. The command modeD. The emotional mode

Last Answer : The command mode

Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Description : Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Last Answer : A. Harvard 

One of the main feature that distinguish microprocessors from micro-computers is a. Words are usually larger in microprocessors b. Words are shorter in microprocessors c. Microprocessor does not contain I/O devices d. Exactly the same as the machine cycle time

Description : One of the main feature that distinguish microprocessors from micro-computers is a. Words are usually larger in microprocessors b. Words are shorter in microprocessors c. Microprocessor does not contain I/O devices d. Exactly the same as the machine cycle time

Last Answer : c. Microprocessor does not contain I/O devices

How many ways of transferring data between the microprocessor and a physical I/O device: a. 2 b. 3 c. 4 d. 5

Description : How many ways of transferring data between the microprocessor and a physical I/O device: a. 2 b. 3 c. 4 d. 5

Last Answer : b. 3

How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Description : How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Last Answer : c. 8 bit

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088

Intel used HMOS technology to recreate_____: a. 8084 A b. 8086 A c. 8085 A d. 8088 A

Description : Intel used HMOS technology to recreate_____: a. 8084 A b. 8086 A c. 8085 A d. 8088 A

Last Answer : c. 8085 A

.How many transistors does the 8086 have?a) 10,000b ) 29,000 c) 110,000d) 129,000

Description : .How many transistors does the 8086 have?a) 10,000b ) 29,000 c) 110,000d) 129,000

Last Answer : ) 29,000

8087 connection to 8086, to enable the _________ bank of memory _______pins are to be connected. a) Lower, BHE b) Upper, BHE c) Lower, INT d) Upper, INT.

Description : 8087 connection to 8086, to enable the _________ bank of memory _______pins are to be connected. a) Lower, BHE b) Upper, BHE c) Lower, INT d) Upper, INT.

Last Answer : a) Lower, BHE

What is the output of the following code AL=00110101 BL= 39H M. Krishna Kumar/IISc. Bangalore M2/V1/June 04/1 Microprocessors and Microcontrollers/Assembly language of 8086 Multiple Choice Questions SUB AL, BL AAS a) AL= 00000100, CF=1 b) BL=00000100, CF=0 c) AL=11111100 CF=1 d) BL= 00000100, CF=1

Description : What is the output of the following code AL=00110101 BL= 39H M. Krishna Kumar/IISc. Bangalore M2/V1/June 04/1 Microprocessors and Microcontrollers/Assembly language of 8086 Multiple Choice Questions SUB AL, BL AAS ... , CF=1 b) BL=00000100, CF=0 c) AL=11111100 CF=1 d) BL= 00000100, CF=1

Last Answer : b) BL=00000100, CF=0

In 8086 the overflow flag is set when a) The sum is more than 16 bits b) Signed numbers go out of their range after an arithmetic operation c) Carry and sign flags are set

Description : In 8086 the overflow flag is set when a) The sum is more than 16 bits b) Signed numbers go out of their range after an arithmetic operation c) Carry and sign flags are set

Last Answer : b) Signed numbers go out of their range after an arithmetic operation

In 8086, Example for Non maskable interrupts are a) Trapb) RST6.5 c) INTR

Description : In 8086, Example for Non maskable interrupts are a) Trapb) RST6.5 c) INTR

Last Answer : a) Trap

Define memory segmentation. How memory segmentation is achieved in 8086? State advantages of memory segmentation.

Description : Define memory segmentation. How memory segmentation is achieved in 8086? State advantages of memory segmentation.

Last Answer : Memory Segmentation: The memory in an 8086 microprocessor is organized as a segmented memory. The physical memory is divided into 4 segments namely, - Data segment, Code Segment, Stack Segment and Extra ... 16 bit size. 6) Programs and data can be stored separately from each other in segmentation.

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Description : In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Last Answer : a) 3, Mode2

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

What is the clock frequency of 8086 microprocessor?

Description : What is the clock frequency of 8086 microprocessor?

Last Answer : MAximum clock frequency of 8086 is 5MHZ.

Which of the following is not an XT microprocessor? A) 8006 B) 8086 C) 8088 D) None of above

Description : Which of the following is not an XT microprocessor? A) 8006 B) 8086 C) 8088 D) None of above

Last Answer : Answer : D