how many address lines are needed to address each machine location in a 2048 x 4 memory chip?
a. 10
b. 11
c. 8
d. 12

1 Answer

Answer :

11

Related questions

Description : How many address lines are needed to address each machine location in a 2048 x 4 memory chip? A) 10 B) 11 C) 8 D) 12

Last Answer : Answer : B

Description : how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : Which of the following will happen when data is entered into a memory location? a. It will add to the content of the location b. It will change the address of the memory location c. It will erase the previous content d. It will not be fruitful if there is already some data at the location

Last Answer : It will erase the previous content

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : Program counter

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address registers b. Memory data registers c. Instruction register d. Program counter

Last Answer : Instruction register

Description : How many address lines in a 4096 x 8 EPROM CHIP?

Last Answer : 12 address lines.

Description : Which statement is valid? a. 1KB = 1024 bytes b. 1 MB=2048 bytes c. 1 MB = 1000 kilobytes d. 1 KB = 1000 bytes

Last Answer : 1KB = 1024 bytes

Description : The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Last Answer : b. 10 bit

Description : A plastic card similar to a credit card but having some memory and a microprocessor embedded within it is a. Punched paper tape b. Chip card c. Card punch d. Magnetic tape

Last Answer : Punched paper tape

Description : The two major types of computer chips are a. External memory chip b. Primary memory chip c. Microprocessor chip d. Both b and c

Last Answer : Both b and c

Description : With anIP address set starting with 150, you currently havesix offices that you are treating as subnets. Plans are in place toopen 10 more officesbefore the end of theyear. What subnet mask should you useto ... maximize thenumberof hosts available at eachsite? A. 192 B. 224 C. 240 D. 248 E. 252

Last Answer : 248

Description : Which statement is wrong according to linear decoding : a. Address map is not contiguous. b. Confects occur if two of the select lines become active at the same time c. If all unused address lines are not used as chip selectors then these unused lines become don’t cares d. None of these

Last Answer : d. None of these

Description : Suppose that the virtual Address space has eight pages and physical memory with four page frames. If LRU page replacement algorithm is used, .............. number of page faults occur with the reference string. 0 2 1 3 5 4 6 3 7 4 7 3 3 5 5 3 1 1 1 7 2 3 4 1 (A) 11 (B) 12 (C) 10 (D) 9

Last Answer : (A) 11

Description : The physical address to each machine is provided by which layer in an OSI reference model? A. Physical layer B. Data Link Layer C. Network Layer D. Transport Layer

Last Answer : B. Data Link Layer

Description : The physical address to each machine is provided by which layer in an OSI reference model? A. Physical layer B. Data Link Layer C. Network Layer D. Transport Layer

Last Answer : B. Data Link Layer

Description : In IEEE 802.11, when a frame isgoingfrom one AP to another AP in a wireless distribution system, the address flag is_____ A) 00 B) 01 C) 10 D) 11

Last Answer : 11

Description : In IEEE 802.11, when a frame is coming from an AP and going to astation, the address flag is _______. A) 00 B) 01 C) 10 D) 11

Last Answer : 01

Description : In IEEE 802.11, when a frame isgoingfrom one station in a BSS toanother without passing through thedistribution system, the address flag is _____ A) 00 B) 01 C) 10 D) 11

Last Answer : 00

Description : In the network 200.10.11.144/27, the fourth octet (in decimal) of the last IP address of the network which can be assigned to a host is ________ a. 158 b. 255 c. 222 d. 223

Last Answer : a. 158

Description : A name or number used to identify a storage location devices? a. A byte b. A record c. An address d. All of above

Last Answer : An address

Description : What is the most appropriate function of Memory Management Unit (MMU) ? (A) It is an associative memory to store TLB (B) It is a technique of supporting multiprogramming by creating dynamic partitions ... to physical address (D) It is an algorithm to allocate and deallocate main memory to a process 

Last Answer : (C) It is a chip to map virtual address to physical address

Description : Each memory location has: a. Address b. Contents c. Both A and B d. None of these

Last Answer : c. Both A and B

Description : . What is the hexadecimal equivalentof the Ethernet address 01011010 0001000101010101 00011000 10101010 00001111? A) 5A:88:AA:18:55:F0 B) 5A:81:BA:81:AA:0F C) 5A:18:5A:18:55:0F D) 5A:11:55:18:AA:0F

Last Answer : 5A:11:55:18:AA:0F

Description : What is MAC ? A computer made by Apple Memory address corruption Mediocre Apple Computer Media Access Control

Last Answer : Media Access Control

Description : A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Last Answer : CAM

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : Address register

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Last Answer : Buffer

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : Binary codes

Description : In hexadecimal colon notation, a 128-bit address isdivided into _______ sections, each _____hexadecimal digits in length. A) 8: 2 B) 8: 3 C) 8: 4 D) none of the above

Last Answer : 8: 4

Description : HMP (Host Monitoring Protocol) is: A. a TCP/IP protocol used todynamically bind ahigh level IP Address to alow-level physical hardware address B. a TCP/IP high level protocol for transferring ... used to monitor computers D. a protocol that handles error andcontrol messages E. None of the above

Last Answer : a protocol used to monitor computers

Description : ICMP (Internet Control Message Protocol) is A. a TCP/IP protocol used todynamically bind ahigh level IP Address to alow-level physical hardware address B. a TCP/IP high level protocol for transferring ... to monitor computers D. a protocol that handles error andcontrol messages E. None of the above

Last Answer : a protocol that handles error andcontrol messages

Description : Which is the protocol that maps varying IP addresses to the Physical MAC Address of a machine in a LAN network? a. ARQ (Automatic Repeat Request) b. ARP (Address Resolution Protocol) c. SLIP (Serial Line Internet Protocol) d. PLIP (Parallel Line Internet Protocol)

Last Answer : b. ARP (Address Resolution Protocol)

Description : Which is the protocol that maps varying IP addresses to the Physical MAC Address of a machine in a LAN network? A. ARQ Automatic Repeat Request B. ARP Address Resolution Protocol C. SLIP Serial Line Internet Protocol D. PLIP Parallel Line Internet Protocol

Last Answer : B. ARP Address Resolution Protocol

Description : How many address bits are required to represent 4K memory (A) 5 bits. (B) 12 bits. (C) 8 bits. (D) 10 bits.

Last Answer : (B) 12 bits.

Description : An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Last Answer : Bug

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : Fabricated on a tiny silicon chip

Description : Consider an array A[20, 10], assume 4 words per memory cell and the base address of array A is 100. What is the address of A[11, 5] ? Assume row major storage. (A) 560 (B) 565 (C) 570 (D) 575

Last Answer : (A) 560

Description : Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of above

Last Answer : Assembly language

Description : An organization is granted the block 130.34.12.64/26. It needs to have 4 subnets. Which of the following is not an address of this organization? a. 130.34.12.124 b. 130.34.12.89 c. 130.34.12.70 d. 130.34.12.132

Last Answer : d. 130.34.12.132

Description : What is the loopback address of localhost? A. 0.0.0.0 B. 127.0.0.1 C. 172.16.12.1 D. 255.0.0.0

Last Answer : C. 172.16.12.1

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? A) Memory address register B) Memory data register C) Instruction register D) Program counter

Last Answer : Answer : D

Description : Which of the following will happen when data is entered into a memory location? A) It will add to the content of the location B) It will change the address of the memory location C) It will erase the previous content D) It will not be fruitful if there is already some data at the location

Last Answer : Answer : C

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? A) Memory address registers B) Memory data registers C) Instruction register D) Program counter

Last Answer : Answer : C

Description : Memories in which any location can be reached in a fixed amount of time after specifying its address is called ________ A. Sequential Access Memory B. Random Access Memory C. Quick Access Memory D. Mass storage

Last Answer : B. Random Access Memory

Description : The register which holds the address of the location to or from which data are to be transferred is known as_______ A. Instruction Register B. Control register C. Memory Address Register D. None of the Above

Last Answer : C. Memory Address Register

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU