Which statement is wrong according to linear decoding : a. Address map is not contiguous. b. Confects occur if two of the select lines become active at the same time c. If all unused address lines are not used as chip selectors then these unused lines become don’t cares d. None of these

Which statement is wrong according to linear decoding :
a. Address map is not contiguous.
b. Confects occur if two of the select lines become active at the same time
c. If all unused address lines are not used as chip selectors then these  unused lines become don’t cares
d. None of these
by

1 Answer

Answer :

d. None of these
by

Related questions

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

Which storage technique dose not decoding circuit: a. Linear decoding b. Fully decoding c. Partially d. None of these

Description : Which storage technique dose not decoding circuit: a. Linear decoding b. Fully decoding c. Partially d. None of these

Last Answer : a. Linear decoding

Which technique is used for main memory array design: a. Linear decoding b. Fully decoding c. Both A and B d. None of these

Description : Which technique is used for main memory array design: a. Linear decoding b. Fully decoding c. Both A and B d. None of these

Last Answer : c. Both A and B

How many address lines in a 4096 x 8 EPROM CHIP?

Description : How many address lines in a 4096 x 8 EPROM CHIP?

Last Answer : 12 address lines.

How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

The problem of bus confect and sparse address distribution are eliminated by the use of ______ address technique: a. Fully decoding b. Half decoding c. Both a & b d. None of these

Description : The problem of bus confect and sparse address distribution are eliminated by the use of ______ address technique: a. Fully decoding b. Half decoding c. Both a & b d. None of these

Last Answer : a. Fully decoding

The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Description : The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Last Answer : b. 10 bit

CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Description : CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Last Answer : b. Chip select

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

The work of EU is ________ A. encoding B. decoding C. processing D. calculations

Description : The work of EU is ________ A. encoding B. decoding C. processing D. calculations 

Last Answer : The work of EU is decoding 

The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Description : ____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Last Answer : c. MAP

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Description : Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Last Answer : c. The bar over WR means that this is an active high signal

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

If m is a power of 2, the number of select lines required for an m-input mux is: a. m b. 2^m c. log2 (m) d. 2*m

Description : If m is a power of 2, the number of select lines required for an m-input mux is: a. m b. 2^m c. log2 (m) d. 2*m

Last Answer : c. log2 (m)

In ............ allocation method for disk block allocation in a file system, insertion and deletion of blocks in a file is easy. (A) Index (B) Linked (C) Contiguous (D) Bit Map

Description : In ............ allocation method for disk block allocation in a file system, insertion and deletion of blocks in a file is easy. (A) Index (B) Linked (C) Contiguous (D) Bit Map

Last Answer : (B) Linked

What is the most appropriate function of Memory Management Unit (MMU) ? (A) It is an associative memory to store TLB (B) It is a technique of supporting multiprogramming by creating dynamic partitions (C) It is a chip to map virtual address to physical address (D) It is an algorithm to allocate and deallocate main memory to a process

Description : What is the most appropriate function of Memory Management Unit (MMU) ? (A) It is an associative memory to store TLB (B) It is a technique of supporting multiprogramming by creating dynamic partitions ... to physical address (D) It is an algorithm to allocate and deallocate main memory to a process 

Last Answer : (C) It is a chip to map virtual address to physical address

In which year was chip used inside the computer for the first time? a. 1964 b. 1975 c. 1999 d. 1944

Description : In which year was chip used inside the computer for the first time? a. 1964 b. 1975 c. 1999 d. 1944

Last Answer : b. 1975

The time taken for all stages of the assembly line to become active is called the: a. Flow through time b. Clock period c. Throughput d. All of these

Description : The time taken for all stages of the assembly line to become active is called the: a. Flow through time b. Clock period c. Throughput d. All of these

Last Answer : a. Flow through time

The two major types of computer chips are a. External memory chip b. Primary memory chip c. Microprocessor chip d. Both b and c

Description : The two major types of computer chips are a. External memory chip b. Primary memory chip c. Microprocessor chip d. Both b and c

Last Answer : d. Both b and c

The growth of SSI up to____: a. 100 device on a chip b. 200 device on a chip c. 300 device on a chip d. 400 device on a chip

Description : The growth of SSI up to____: a. 100 device on a chip b. 200 device on a chip c. 300 device on a chip d. 400 device on a chip

Last Answer : a. 100 device on a chip

Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Description : Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Last Answer : a. MOS

The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Description : The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Last Answer : b. microprocessor

Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Description : Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Last Answer : c. CPU chip

What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Description : What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Last Answer : A. Seventh generation

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

A plastic card similar to a credit card but having some memory and a microprocessor embedded within it is a. Punched paper tape b. Chip card c. Card punch

Description : A plastic card similar to a credit card but having some memory and a microprocessor embedded within it is a. Punched paper tape b. Chip card c. Card punch

Last Answer : a. Punched paper tape

An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Description : An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Last Answer : b. Bug

What was the name of the first commercially available microprocessor chip? a. Intel 308 b. Intel 33 c. Intel 4004 d. Motorola 639

Description : What was the name of the first commercially available microprocessor chip? a. Intel 308 b. Intel 33 c. Intel 4004 d. Motorola 639

Last Answer : c. Intel 4004

The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Description : The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Last Answer : a. Magnetic core memory

The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Description : The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Last Answer : c. Read only memory chip

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

Description : The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

Last Answer : c. Both A and B

The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

When CS _____ the chip is not selected at all hence D7 to D0 are driven to high impedance state: a. High b. Low c. Medium d. Stand by

Description : When CS _____ the chip is not selected at all hence D7 to D0 are driven to high impedance state: a. High b. Low c. Medium d. Stand by

Last Answer : a. High

_____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Description : _____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Last Answer : d. Bus

Which technology using the microprocessor is fabricated on a single chip: a. POS b. MOS c. ALU d. ABM

Description : Which technology using the microprocessor is fabricated on a single chip: a. POS b. MOS c. ALU d. ABM

Last Answer : b. MOS

The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Description : ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.

Description : A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

Last Answer : A microprocessor is a single chip integrating all the functions of a CPU of a computer.

How many address lines are needed to address each machine location in a 2048 x 4 memory chip? A) 10 B) 11 C) 8 D) 12

Description : How many address lines are needed to address each machine location in a 2048 x 4 memory chip? A) 10 B) 11 C) 8 D) 12

Last Answer : Answer : B

how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : 11

How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Description : Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Last Answer : Cc. Instruction register