Which interrupt services save all the register and flags. a. Save interrupt b. Input/output interrupt c. Service interrupt d. All of these

Which interrupt services save all the register and flags.

a. Save interrupt
b. Input/output interrupt
c. Service interrupt
d. All of these
by

1 Answer

Answer :

b. Input/output interrupt
by

Related questions

It contains the stack for PC storage during subroutine calls and input/output interrupt services: a. Seven- level hardware b. Eight- level hardware

Description : It contains the stack for PC storage during subroutine calls and input/output interrupt services: a. Seven- level hardware b. Eight- level hardware

Last Answer : b. Eight- level hardware

Which is the input of control unit: a. Master clock signal b. Instruction register c. Flags d. Control signals from bus e. Allof these

Description : Which is the input of control unit: a. Master clock signal b. Instruction register c. Flags d. Control signals from bus e. Allof these

Last Answer : e. Allof these

is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Description : is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Last Answer : c. Both

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

Which are contains one or more register that may be referenced by machine instruction: a. Input b. Output c. CPU d. ALU

Description : Which are contains one or more register that may be referenced by machine instruction: a. Input b. Output c. CPU d. ALU

Last Answer : c. CPU

Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

How is selects the register that receives the information from the output bus. Decoder Encoder MUX

Description : How is selects the register that receives the information from the output bus. Decoder Encoder MUX

Last Answer : Decoder

IRET stand for. a. Interrupt enter b. Interrupt return c. Interrupt delete d. None of these

Description : IRET stand for. a. Interrupt enter b. Interrupt return c. Interrupt delete d. None of these

Last Answer : b. Interrupt return

Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Description : Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Last Answer : c. Itis an external analogy to exception

Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Description : Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Last Answer : b. After completing the I/O operation the device interrupt the processor

which of the following is interrupt mode. a. Task mode b. Executive mode c. Botha &b d. None of these

Description : which of the following is interrupt mode. a. Task mode b. Executive mode c. Botha &b d. None of these

Last Answer : b. Executive mode

Which unit is comparable to the central nervous system in the human body: a. Output unit b. Control unit c. Input unit d. All of these

Description : Which unit is comparable to the central nervous system in the human body: a. Output unit b. Control unit c. Input unit d. All of these

Last Answer : b. Control unit

The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Description : The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Last Answer : b. Serial input

An __ -0 option is used for. a. Input file b. External file c. Output file d. None of these

Description : An __ -0 option is used for. a. Input file b. External file c. Output file d. None of these

Last Answer : c. Output file

If we define putchar function in putchar :. char -> IO () syntax than character input as an argument andreturns a. Useful value b. Get output c. Getno output d. None of these

Description : If we define putchar function in putchar :. char -> IO () syntax than character input as an argument andreturns a. Useful value b. Get output c. Getno output d. None of these

Last Answer : c. Getno output

The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Description : The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Last Answer : a. Busy and Error

The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Description : The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Last Answer : b. Output

Memory —mapped ___is used this is just another memory address. a. Input b. Output c. Both d. None

Description : Memory —mapped ___is used this is just another memory address. a. Input b. Output c. Both d. None

Last Answer : c. Both

To overcome the lag in the operating speeds of the I/O device and the processor we use ___________ a) BUffer spaces b) Status flags c) Interrupt signals d) Exceptions

Description : To overcome the lag in the operating speeds of the I/O device and the processor we use ___________ a) BUffer spaces b) Status flags c) Interrupt signals d) Exceptions

Last Answer : Status flags

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Description : The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Last Answer : (C) Interrupt request register

___in all digital systems actually performs addition that can handle only two number at a time: a Register b. circuit c digital d. — Allof these

Description : ___in all digital systems actually performs addition that can handle only two number at a time: a Register b. circuit c digital d. — Allof these

Last Answer : b. circuit

Which part is not physically indicated in the register. a. Binary b. Decimal c. Octal d. None of these

Description : Which part is not physically indicated in the register. a. Binary b. Decimal c. Octal d. None of these

Last Answer : b. Decimal

The source/destination of operands can be the_ or one of the general-purpose register: a. Memory b. One c. both d. None of these

Description : The source/destination of operands can be the_ or one of the general-purpose register: a. Memory b. One c. both d. None of these

Last Answer : a. Memory

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, incremented and next b. Instruction register, incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Description : The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, ... incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Last Answer : c. Instruction register, incremented and next

Which register holds the next instruction to be executed:

Description : Which register holds the next instruction to be executed:

Last Answer : c. Program control register

Which register holds the current instruction to be executed. a. Instruction register b. Program register 9 Control register a None of these

Description : Which register holds the current instruction to be executed. a. Instruction register b. Program register 9 Control register a None of these

Last Answer : a. Instruction register

Which language is termed as the symbolic depiction used for indicating the series: a. Random transfer language b. Register transfer language c. Arithmetic transfer language d. __ Allof these

Description : Which language is termed as the symbolic depiction used for indicating the series: a. Random transfer language b. Register transfer language c. Arithmetic transfer language d. __ Allof these

Last Answer : b. Register transfer language

The method of writing symbol to indicate a provided computational process is called as a: a. Programming language b. Random transfer language c. Register transfer language d. Arithmetic transfer language

Description : The method of writing symbol to indicate a provided computational process is called as a: a. Programming language b. Random transfer language c. Register transfer language d. Arithmetic transfer language

Last Answer : a. Programming language

In which transfer the computer register are indicated in capital letters for depicting its function. a. Memory transfer b. Register transfer c. Bus transfer d. None of these

Description : In which transfer the computer register are indicated in capital letters for depicting its function. a. Memory transfer b. Register transfer c. Bus transfer d. None of these

Last Answer : b. Register transfer

The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

In register transfer the processor register as. a MAR b PC c IR d RI

Description : In register transfer the processor register as. a MAR b PC c IR d RI

Last Answer : d RI

Which are the operation that a computer performs on data that put in register: a. Register transfer b. Arithmetic c. Logical d. Allof these

Description : Which are the operation that a computer performs on data that put in register: a. Register transfer b. Arithmetic c. Logical d. Allof these

Last Answer : d. Allof these

Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Description : Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Description : In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Last Answer : ce. MAR

Which operation puts memory address in memory address register and data in DR. a Memory read b. Memory write c Both d. None

Description : Which operation puts memory address in memory address register and data in DR. a Memory read b. Memory write c Both d. None

Last Answer : b. Memory write

Arithmetic operation are carried by such micro operation on stored numeric data available in a. Register b. Data c. Both d. None

Description : Arithmetic operation are carried by such micro operation on stored numeric data available in a. Register b. Data c. Both d. None

Last Answer : a. Register

In arithmetic operation numbers of register and the circuits for addition at a. ALU b. MAR c. Both d. None

Description : In arithmetic operation numbers of register and the circuits for addition at a. ALU b. MAR c. Both d. None

Last Answer : a. ALU

Which operation are implemented using a binary counter or combinational circuit: a Register transfer b. Arithmetic c. Logical d. __ Allof these

Description : Which operation are implemented using a binary counter or combinational circuit: a Register transfer b. Arithmetic c. Logical d. __ Allof these

Last Answer : b. Arithmetic

Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Description : Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Last Answer : a. Logical micro operation

A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Description : A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Last Answer : b. Variable

Which language specifies a digital system which uses specified notation: a. Register transfer b. Arithmetic c. Logical d. — Allof these

Description : Which language specifies a digital system which uses specified notation: a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

High level language C supports register transfer technique for _ application. a. Executing b. Compiling c. Both d. None

Description : High level language C supports register transfer technique for _ application. a. Executing b. Compiling c. Both d. None

Last Answer : a. Executing

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

In every transfer, selection of register by bus is decided by: a. Control signal b No signal c. All signal d. Allof above

Description : In every transfer, selection of register by bus is decided by: a. Control signal b No signal c. All signal d. Allof above

Last Answer : a. Control signal

every bit of register has. a 2 common line b 3 common line c. 1 common line d none of these

Description : every bit of register has. a 2 common line b 3 common line c. 1 common line d none of these

Last Answer : c. 1 common line

Which operation refer bitwise manipulation of contents of register: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Description : Which operation refer bitwise manipulation of contents of register: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Last Answer : a. Logical micro operation