In register transfer the processor register as.

a MAR
b PC
c IR
d RI

1 Answer

Answer :

d RI

Related questions

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

Description : In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Last Answer : ce. MAR

Description : In arithmetic operation numbers of register and the circuits for addition at a. ALU b. MAR c. Both d. None

Last Answer : a. ALU

Description : The variable of __ correspond to hardware register: a. RAM b. RIL c. ALU d. MAR

Last Answer : b. RIL

Description : Which register holds the item that is to be written into the stack or read out of the stack: a. SR b. IR Cc. RR d DR

Last Answer : d DR

Description : In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Last Answer : d. DR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

Description : The decoded instruction is stored in ______ (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Last Answer : (C) Instruction Register(IR)

Description : Which registers can interact with secondary memory? (A) Register (B) Memory Address Register(MAR) (C) Instruction Register(IR) (D) None of the Above

Last Answer : (B) Memory Address Register(MAR)

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Description : Micro operation is shown as: a. RI->R2 b. R1

Last Answer : b. R1

Description : Which addressing offset can be the content of PC and also can be negative: a. Relative addressing b. Immediate addressing c. Direct addressing d. Register addressing

Last Answer : a. Relative addressing

Description : Which language is termed as the symbolic depiction used for indicating the series: a. Random transfer language b. Register transfer language c. Arithmetic transfer language d. __ Allof these

Last Answer : b. Register transfer language

Description : The method of writing symbol to indicate a provided computational process is called as a: a. Programming language b. Random transfer language c. Register transfer language d. Arithmetic transfer language

Last Answer : a. Programming language

Description : In which transfer the computer register are indicated in capital letters for depicting its function. a. Memory transfer b. Register transfer c. Bus transfer d. None of these

Last Answer : b. Register transfer

Description : Which are the operation that a computer performs on data that put in register: a. Register transfer b. Arithmetic c. Logical d. Allof these

Last Answer : d. Allof these

Description : Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

Description : Which operation are implemented using a binary counter or combinational circuit: a Register transfer b. Arithmetic c. Logical d. __ Allof these

Last Answer : b. Arithmetic

Description : Which language specifies a digital system which uses specified notation: a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

Description : High level language C supports register transfer technique for _ application. a. Executing b. Compiling c. Both d. None

Last Answer : a. Executing

Description : In every transfer, selection of register by bus is decided by: a. Control signal b No signal c. All signal d. Allof above

Last Answer : a. Control signal

Description : In register stack a stack can be a finite number of a Control word b. Memory word c Transfer word d. — Allof these

Last Answer : b. Memory word

Description : IR stands for. a. Input representation b. Intermediate representation c. Both d. None

Last Answer : b. Intermediate representation

Description : function select takes op code in IR translating to function of ALU and it may be compact binary code or one line per ALU: a ALU b CPU c. Memory d. Cache

Last Answer : a ALU

Description : Name of typical dedicated register is: a. PC b. IR c. SP d. All of these

Last Answer : d. All of these

Description : Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Last Answer : b. Hard disk

Description : The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Last Answer : d. Instruction

Description : Which unit works as an interface between the processor and all the memories on chip or off- chip: a. Timing unit b. Control unit c. Memory control unit d All of these

Last Answer : c. Memory control unit

Description : Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

Description : Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Last Answer : c. Itis an external analogy to exception

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

Description : Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Last Answer : b. After completing the I/O operation the device interrupt the processor

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor

Description : Which processor are used in the most personal computer.

Last Answer : a. _ Intel corporation’s Pentium

Description : SPARC stands for. a. Scalable programmer architecture b. Scalable processor architecture c Scalable point architecture d. None of these

Last Answer : b. Scalable processor architecture

Description : One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Last Answer : c. Control unit

Description : Which are the types of array processor: a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : c. Both

Description : Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : b. SIMD array processor

Description : ___in all digital systems actually performs addition that can handle only two number at a time: a Register b. circuit c digital d. — Allof these

Last Answer : b. circuit

Description : Which part is not physically indicated in the register. a. Binary b. Decimal c. Octal d. None of these

Last Answer : b. Decimal

Description : The source/destination of operands can be the_ or one of the general-purpose register: a. Memory b. One c. both d. None of these

Last Answer : a. Memory

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

Description : The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, ... incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Last Answer : c. Instruction register, incremented and next

Description : Which interrupt services save all the register and flags. a. Save interrupt b. Input/output interrupt c. Service interrupt d. All of these

Last Answer : b. Input/output interrupt

Description : Which register holds the next instruction to be executed:

Last Answer : c. Program control register

Description : Which register holds the current instruction to be executed. a. Instruction register b. Program register 9 Control register a None of these

Last Answer : a. Instruction register

Description : Which operation puts memory address in memory address register and data in DR. a Memory read b. Memory write c Both d. None

Last Answer : b. Memory write

Description : Arithmetic operation are carried by such micro operation on stored numeric data available in a. Register b. Data c. Both d. None

Last Answer : a. Register