In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

In which section only one process is allowed to access the shared variable and all other have to wait.
a. Critical section
b. Racing section
Cc. Entry section
d. Remainder section
by

1 Answer

Answer :

. Critical section
by

Related questions

hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Description : hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Last Answer : b. Entry section

Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Description : Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Last Answer : . Critical sectio

Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Description : Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Last Answer : e. Allof these

Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Description : Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Last Answer : e. Allofthese

<Initial value> is which initializes the value of variable: a. Assignment expression b. Condition value Cc. Increment/decrement d. None of these

Description : is which initializes the value of variable: a. Assignment expression b. Condition value Cc. Increment/decrement d. None of these

Last Answer : a. Assignment expression

NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Description : NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Last Answer : a. Number Uniform memory access

a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Description : a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Last Answer : d. RAG

Critical Region is: a) a set of instructions that access common shared resources which exclude one another in time b) the portion of the main memory which can be accessed only by one process at a time. c) Both of The Above d) None of The Above

Description : Critical Region is: a) a set of instructions that access common shared resources which exclude one another in time b) the portion of the main memory which can be accessed only by one process at a time. c) Both of The Above d) None of The Above

Last Answer : a) a set of instructions that access common shared resources which exclude one another in time

emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Description : emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Last Answer : Mutex

How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Description : How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Last Answer : b 4

Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Description : Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Last Answer : b. Cache memory

can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR Cc. RAG d. OCR

Description : can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR Cc. RAG d. OCR

Last Answer : d. OCR

How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Description : How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Last Answer : d 4

How many important ideas to notice about these odometer readings: a. 1 b 2 Cc. 3 d 4

Description : How many important ideas to notice about these odometer readings: a. 1 b 2 Cc. 3 d 4

Last Answer : b 2

How many main approaches to algorithm for division: a 2 b 3 Cc. 4 d 5

Description : How many main approaches to algorithm for division: a 2 b 3 Cc. 4 d 5

Last Answer : a 2

3 bit binary numbers can be represented by a. Binary number b. Decimal number Cc. Hexadecimal number d. Octal number

Description : 3 bit binary numbers can be represented by a. Binary number b. Decimal number Cc. Hexadecimal number d. Octal number

Last Answer : d. Octal number

Which system groups number by sixteen and power of sixteen. a. Binary b. Hexadecimal Cc. Octal d. None of these

Description : Which system groups number by sixteen and power of sixteen. a. Binary b. Hexadecimal Cc. Octal d. None of these

Last Answer : b. Hexadecimal

Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Description : Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Last Answer : b. Hexadecimal

Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Description : Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Last Answer : a OtoF

How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Description : How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Last Answer : b 2

How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Description : How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Last Answer : b 6

The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Description : Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Last Answer : Cc. Instruction register

Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Description : Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Last Answer : a CD

How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Description : How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Last Answer : dad 5

Which register holds the item that is to be written into the stack or read out of the stack: a. SR b. IR Cc. RR d DR

Description : Which register holds the item that is to be written into the stack or read out of the stack: a. SR b. IR Cc. RR d DR

Last Answer : d DR

In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Description : In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Last Answer : d. DR

Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Description : Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Last Answer : b. Main memory

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Description : ___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Last Answer : a. Stack

In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Description : In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Last Answer : a. Art

Which is always considered as short jumps: a. Conditional jump b. Short jump Cc. Near jump d. Far jump

Description : Which is always considered as short jumps: a. Conditional jump b. Short jump Cc. Near jump d. Far jump

Last Answer : a. Conditional jump

Which types of register holds a single vector containing at least two read ports and one write ports: a. Data system b. Data base Cc. Memory d. Vector register

Description : Which types of register holds a single vector containing at least two read ports and one write ports: a. Data system b. Data base Cc. Memory d. Vector register

Last Answer : d. Vector register

Parallel computing means doing several takes simultaneously thus improving the performance of the a. Data system b. Computer system Cc. Memory d. Vector register

Description : Parallel computing means doing several takes simultaneously thus improving the performance of the a. Data system b. Computer system Cc. Memory d. Vector register

Last Answer : b. Computer system

In the case of a left arithmetic shift , zeros are Shifted to the 3 a. Left b. Right Cc. Up d. Down

Description : In the case of a left arithmetic shift , zeros are Shifted to the 3 a. Left b. Right Cc. Up d. Down

Last Answer : b. Right

In the case of a right arithmetic shift the sign bit values are shifted to the a. Left b. Right Cc. Up d. Down

Description : In the case of a right arithmetic shift the sign bit values are shifted to the a. Left b. Right Cc. Up d. Down

Last Answer : a. Left

Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Description : Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Last Answer : b. DMA

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

There are three processes P1, P2 and P3 sharing a semaphore for synchronising a variable. Initial value of semaphore is one. Assume that negative value of semaphore tells us how many processes are waiting in queue. Processes access the semaphore in following order: (a) P2 needs to access (b) P1 needs to access (c) P3 needs to access (d) P2 exits critical section (e) Pi exits critical section The final value of semaphore will be: (1) 0 (2) 1 (3) -1 (4) -2

Description : There are three processes P1, P2 and P3 sharing a semaphore for synchronising a variable. Initial value of semaphore is one. Assume that negative value of semaphore tells us how many processes are waiting in queue. Processes access ... The final value of semaphore will be: (1) 0 (2) 1 (3) -1 (4) -2 

Last Answer : Answer: 1

Which lock can arise when two processes wait for phone calls from one another. a. Spine lock b. Dead lock c. Both d. None of these

Description : Which lock can arise when two processes wait for phone calls from one another. a. Spine lock b. Dead lock c. Both d. None of these

Last Answer : b. Dead lock

Which of the following conditions does not hold good for a solution to a critical section problem ? (A) No assumptions may be made about speeds or the number of CPUs. (B) No two processes may be simultaneously inside their critical sections. (C) Processes running outside its critical section may block other processes. (D) Processes do not wait forever to enter its critical section.

Description : Which of the following conditions does not hold good for a solution to a critical section problem ? (A) No assumptions may be made about speeds or the number of CPUs. (B) No two processes ... critical section may block other processes. (D) Processes do not wait forever to enter its critical section.

Last Answer : (C) Processes running outside its critical section may block other processes. 

Which statement is true about the security of the cloud computing environment? A. It is compromised because it is a shared environment. B. Multitenant applications are not able to run in a cloud environment. C. A public cloud provides the same level of security as a private cloud. D. Access to critical data is better controlled in a private cloud environment.

Description : Which statement is true about the security of the cloud computing environment? A. It is compromised because it is a shared environment. B. Multitenant applications are not able to run in a cloud ... a private cloud. D. Access to critical data is better controlled in a private cloud environment.

Last Answer : Access to critical data is better controlled in a private cloud environment

A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Description : A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Last Answer : b. Variable

The variable of __ correspond to hardware register: a. RAM b. RIL c. ALU d. MAR

Description : The variable of __ correspond to hardware register: a. RAM b. RIL c. ALU d. MAR

Last Answer : b. RIL

<Increment> is the__ _ value of variable which will be added every time: a. Increment b. Decrement c. Expanding d. None of these

Description : is the__ _ value of variable which will be added every time: a. Increment b. Decrement c. Expanding d. None of these

Last Answer : a. Increment

___arrow represents the value obtained by evaluating right side expression/variable to the left side variable. a. Forth b. Inbetween co. Back d. None of these

Description : ___arrow represents the value obtained by evaluating right side expression/variable to the left side variable. a. Forth b. Inbetween co. Back d. None of these

Last Answer : co. Back