___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

___ mode of addressing is a form of implied addressing:
a. Stack
b. Array
Cc. Queue
d. ‘Binary
by

1 Answer

Answer :

a. Stack
by

Related questions

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Description : The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Last Answer : d. Stack addressing

Which one of the following is not a linear data structure? (A) Array (B) Binary Tree (C) Queue (D) Stack

Description : Which one of the following is not a linear data structure? (A) Array (B) Binary Tree (C) Queue (D) Stack

Last Answer : (B) Binary Tree 

The extent nesting in subroutine is limited only by: a. Number of available Stack locations b. Number of available Addressing locations c. Number of available CPU locations d. Number of available Memory locations

Description : The extent nesting in subroutine is limited only by: a. Number of available Stack locations b. Number of available Addressing locations c. Number of available CPU locations d. Number of available Memory locations

Last Answer : a. Number of available Stack locations

Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Description : Opcode is the machine instruction obtained from decoding instruction stored in. a. Stack pointer b. Address pointer Cc. Instruction register d. Incrementer

Last Answer : Cc. Instruction register

Which register holds the item that is to be written into the stack or read out of the stack: a. SR b. IR Cc. RR d DR

Description : Which register holds the item that is to be written into the stack or read out of the stack: a. SR b. IR Cc. RR d DR

Last Answer : d DR

In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Description : In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Last Answer : d. DR

In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Description : In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Last Answer : b. Direct addressing

In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Description : In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Last Answer : d. Indirect addressing

3 bit binary numbers can be represented by a. Binary number b. Decimal number Cc. Hexadecimal number d. Octal number

Description : 3 bit binary numbers can be represented by a. Binary number b. Decimal number Cc. Hexadecimal number d. Octal number

Last Answer : d. Octal number

Which system groups number by sixteen and power of sixteen. a. Binary b. Hexadecimal Cc. Octal d. None of these

Description : Which system groups number by sixteen and power of sixteen. a. Binary b. Hexadecimal Cc. Octal d. None of these

Last Answer : b. Hexadecimal

A system wherein items are added from one and removed from the other end. a) Stack b) Queue c) Linked List d) Array

Description : A system wherein items are added from one and removed from the other end. a) Stack b) Queue c) Linked List d) Array

Last Answer : Answer: b Explanation: In a queue, the items are inserted from the rear end and deleted from the front end

Identify the LIFO (Last In First Out) structure among the following: (1) Stack (2) Queue (3) De-queue (4) Array

Description : Identify the LIFO (Last In First Out) structure among the following: (1) Stack (2) Queue (3) De-queue (4) Array

Last Answer : Stack

Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Description : Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Last Answer : A. relative address mode.

In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Description : In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Last Answer : a. Immediate addressing

Which addressing is an extremely influential way of addressing: a. Displacement addressing b. Immediate addressing 9 Direct addressing a Register addressing

Description : Which addressing is an extremely influential way of addressing: a. Displacement addressing b. Immediate addressing 9 Direct addressing a Register addressing

Last Answer : a. Displacement addressing

In post-indexing the contents of the address field are used to access a memory location containing a___ address: Immediate addressing Direct addressing Register addressing ao | None of these

Description : In post-indexing the contents of the address field are used to access a memory location containing a___ address: Immediate addressing Direct addressing Register addressing ao | None of these

Last Answer : Direct addressing

Which addressing offset can be the content of PC and also can be negative: a. Relative addressing b. Immediate addressing c. Direct addressing d. Register addressing

Description : Which addressing offset can be the content of PC and also can be negative: a. Relative addressing b. Immediate addressing c. Direct addressing d. Register addressing

Last Answer : a. Relative addressing

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Description : emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Last Answer : Mutex

In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Description : In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Last Answer : . Critical section

hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Description : hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Last Answer : b. Entry section

Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Description : Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Last Answer : e. Allof these

How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Description : How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Last Answer : b 4

Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Description : Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Last Answer : e. Allofthese

a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Description : a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Last Answer : d. RAG

Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Description : Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Last Answer : b. Cache memory

can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR Cc. RAG d. OCR

Description : can read any printed character by comparing the pattern that is stored in the computer: a. SP b. CCR Cc. RAG d. OCR

Last Answer : d. OCR

How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Description : How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Last Answer : d 4

How many important ideas to notice about these odometer readings: a. 1 b 2 Cc. 3 d 4

Description : How many important ideas to notice about these odometer readings: a. 1 b 2 Cc. 3 d 4

Last Answer : b 2

How many main approaches to algorithm for division: a 2 b 3 Cc. 4 d 5

Description : How many main approaches to algorithm for division: a 2 b 3 Cc. 4 d 5

Last Answer : a 2

Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Description : Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Last Answer : b. Hexadecimal

Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Description : Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Last Answer : a OtoF

How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Description : How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Last Answer : b 2

How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Description : How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Last Answer : b 6

The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

<Initial value> is which initializes the value of variable: a. Assignment expression b. Condition value Cc. Increment/decrement d. None of these

Description : is which initializes the value of variable: a. Assignment expression b. Condition value Cc. Increment/decrement d. None of these

Last Answer : a. Assignment expression

Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Description : Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Last Answer : a CD

How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Description : How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Last Answer : dad 5

Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Description : Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Last Answer : b. Main memory

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Description : In data transfer manipulation designing as instruction set for a system isa complex_ a. Art b. System Cc. Computer d. None of these

Last Answer : a. Art

Which is always considered as short jumps: a. Conditional jump b. Short jump Cc. Near jump d. Far jump

Description : Which is always considered as short jumps: a. Conditional jump b. Short jump Cc. Near jump d. Far jump

Last Answer : a. Conditional jump

NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Description : NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Last Answer : a. Number Uniform memory access

Which types of register holds a single vector containing at least two read ports and one write ports: a. Data system b. Data base Cc. Memory d. Vector register

Description : Which types of register holds a single vector containing at least two read ports and one write ports: a. Data system b. Data base Cc. Memory d. Vector register

Last Answer : d. Vector register

Parallel computing means doing several takes simultaneously thus improving the performance of the a. Data system b. Computer system Cc. Memory d. Vector register

Description : Parallel computing means doing several takes simultaneously thus improving the performance of the a. Data system b. Computer system Cc. Memory d. Vector register

Last Answer : b. Computer system

In the case of a left arithmetic shift , zeros are Shifted to the 3 a. Left b. Right Cc. Up d. Down

Description : In the case of a left arithmetic shift , zeros are Shifted to the 3 a. Left b. Right Cc. Up d. Down

Last Answer : b. Right