The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

The DMA controllers are special hardware embedded into the chip in modern  integrate processor that ____and_____ to the system;
a. Data transfer
b. arbitrate access
c. Both A and B
d. None of these
by

1 Answer

Answer :

c. Both A and B
by

Related questions

_____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Description : _____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Last Answer : d. Bus

DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Description : DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Last Answer : d. Both B and C

The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Description : DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Last Answer : a. Direct memory access

The mode of DMA are: a. Single transfer b. Block transfer c. Burst –block transfer d. Repeated single transfer e. Repeated–block transfer f. Repeated Burst –block transfer g. All of these

Description : The mode of DMA are: a. Single transfer b. Block transfer c. Burst –block transfer d. Repeated single transfer e. Repeated–block transfer f. Repeated Burst –block transfer g. All of these

Last Answer : g. All of these

A plastic card similar to a credit card but having some memory and a microprocessor embedded within it is a. Punched paper tape b. Chip card c. Card punch

Description : A plastic card similar to a credit card but having some memory and a microprocessor embedded within it is a. Punched paper tape b. Chip card c. Card punch

Last Answer : a. Punched paper tape

The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Description : The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Last Answer : a. Magnetic core memory

An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Description : An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Last Answer : C. Direct Memory Access (DMA)

The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Description : The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Last Answer : c. Read only memory chip

Control signals used for DMA operation are ____________

Description : Control signals used for DMA operation are ____________

Last Answer : HOLD & HLDA.

Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Description : Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Last Answer : a) 8257, 8253

The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Description : The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Last Answer : a. DMA acknowledge signal

BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Description : BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Last Answer : b) Odd bank memory

A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Which of the following is not a Hardware ? (1) Processor chip (2) Printer (3) Mouse (4) Java

Description : Which of the following is not a Hardware ? (1) Processor chip (2) Printer (3) Mouse (4) Java

Last Answer : Java

8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Description : 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Last Answer : a) 8

How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro controllers a) 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Description : How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro ... 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Last Answer : c) 1, 3 respectively

Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Description : Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Last Answer : c. CPU chip

An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Description : An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Last Answer : b. Bug

Actual data processing operations are performed in the arithmetic logic section, but not in the …. Storage section of a processor unit a. Primary b. Accumulator c. Buffer d. Secondary

Description : Actual data processing operations are performed in the arithmetic logic section, but not in the …. Storage section of a processor unit a. Primary b. Accumulator c. Buffer d. Secondary

Last Answer : a. Primary

When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Description : When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Last Answer : b. Output

When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Description : When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Last Answer : a. Input

Why 8085 processor is called an 8 bit processor? a) Because 8085 processor has 8 bit ALU. b) Because 8085 processor has 8 bit data bus. c) a & b. Why 8085 processor is called an 8 bit processor? a) Because 8085 processor has 8 bit ALU. b) Because 8085 processor has 8 bit data bus. c) a & b.

Description : Why 8085 processor is called an 8 bit processor? a) Because 8085 processor has 8 bit ALU. b) Because 8085 processor has 8 bit data bus. c) a & b.

Last Answer : a) Because 8085 processor has 8 bit ALU.

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is? a) Exceptions b) Signal handling c) Interrupts d) DMA

Description : The method of synchronising the processor with the I/O device in which the device sends a signal when it is ready is? a) Exceptions b) Signal handling c) Interrupts d) DMA

Last Answer : Interrupts

What are the essential tight constraint/s related to the design metrics of an embedded system? A. Ability to fit on a single chip B. Low power consumption C. Fast data processing for real-time operations D .All of the above

Description : What are the essential tight constraint/s related to the design metrics of an embedded system? A. Ability to fit on a single chip B. Low power consumption C. Fast data processing for real-time operations D .All of the above

Last Answer : D .All of the above

What are the essential tight constraint/s related to the design metrics of an embedded system? A. Ability to fit on a single chip B. Low power consumption C. Fast data processing for real-time operations D .All of the above

Description : What are the essential tight constraint/s related to the design metrics of an embedded system? A. Ability to fit on a single chip B. Low power consumption C. Fast data processing for real-time operations D .All of the above

Last Answer : D .All of the above 

The two major types of computer chips are a. External memory chip b. Primary memory chip c. Microprocessor chip d. Both b and c

Description : The two major types of computer chips are a. External memory chip b. Primary memory chip c. Microprocessor chip d. Both b and c

Last Answer : d. Both b and c

Which of the following is a way to access secondary memory? a. Random access memory b. Action method c. Transfer method d. Density method

Description : Which of the following is a way to access secondary memory? a. Random access memory b. Action method c. Transfer method d. Density method

Last Answer : a. Random access memory

Known as the data transfer scheme that used handmaking principle. A. Synchronous data transfer scheme B. DMA data transfer scheme C. Asynchronous data transfer scheme D. Uninterrupted data transfer scheme

Description : Known as the data transfer scheme that used handmaking principle. A. Synchronous data transfer scheme B. DMA data transfer scheme C. Asynchronous data transfer scheme D. Uninterrupted data transfer scheme

Last Answer : A. Synchronous data transfer scheme

Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Description : Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Last Answer : b. DMA

CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Description : CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Last Answer : b. Chip select

Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Description : Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Last Answer : c. Both L1 & L2

HMOS stands for: a. High performance metal oxide semiconductor b. High processor metal oxide semiconductor c. Both A and b d. None of these

Description : HMOS stands for: a. High performance metal oxide semiconductor b. High processor metal oxide semiconductor c. Both A and b d. None of these

Last Answer : a. High performance metal oxide semiconductor

The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Description : The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Last Answer : a. Stack pointer register

A time sharing system imply a. more than one processor in the system b. more than one program in memory c. more than one memory in the system d. None of above

Description : A time sharing system imply a. more than one processor in the system b. more than one program in memory c. more than one memory in the system d. None of above

Last Answer : b. more than one program in memory

Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a system, rather than serving as a main processor itself. iii) Because main Microprocessor handles the general program execution and the 8087 handles specialized math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

How many address lines in a 4096 x 8 EPROM CHIP?

Description : How many address lines in a 4096 x 8 EPROM CHIP?

Last Answer : 12 address lines.

The growth of SSI up to____: a. 100 device on a chip b. 200 device on a chip c. 300 device on a chip d. 400 device on a chip

Description : The growth of SSI up to____: a. 100 device on a chip b. 200 device on a chip c. 300 device on a chip d. 400 device on a chip

Last Answer : a. 100 device on a chip

Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Description : Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Last Answer : a. MOS

The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Description : The ALU and control unit of most of the microcomputers are combined and manufacture on a single silicon chip. What is it called? a. monochip b. microprocessor c. ALU d. control unit

Last Answer : b. microprocessor

How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Description : What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Last Answer : A. Seventh generation

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

What was the name of the first commercially available microprocessor chip? a. Intel 308 b. Intel 33 c. Intel 4004 d. Motorola 639

Description : What was the name of the first commercially available microprocessor chip? a. Intel 308 b. Intel 33 c. Intel 4004 d. Motorola 639

Last Answer : c. Intel 4004

In which year was chip used inside the computer for the first time? a. 1964 b. 1975 c. 1999 d. 1944

Description : In which year was chip used inside the computer for the first time? a. 1964 b. 1975 c. 1999 d. 1944

Last Answer : b. 1975

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11