The mode of DMA are: a. Single transfer b. Block transfer c. Burst –block transfer d. Repeated single transfer e. Repeated–block transfer f. Repeated Burst –block transfer g. All of these

The mode of DMA are:
a. Single transfer
b. Block transfer
c. Burst –block transfer
d. Repeated single transfer
e. Repeated–block transfer
f. Repeated Burst –block transfer
g. All of these
by

1 Answer

Answer :

g. All of these
by

Related questions

The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

Description : The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

Last Answer : c. Both A and B

Control signals used for DMA operation are ____________

Description : Control signals used for DMA operation are ____________

Last Answer : HOLD & HLDA.

Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Description : Interfacing devices for DMA controller, programmable interval timer are respectively…a) 8257, 8253 b) 8253, 8257 c) 8257,8251 d)8251,825721.

Last Answer : a) 8257, 8253

The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Description : The CPU completes yields control of the bus to the DMA controller via: a. DMA acknowledge signal b. DMA integrated signal c. DMA implicitly signal d. None of these

Last Answer : a. DMA acknowledge signal

DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Description : DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Last Answer : d. Both B and C

DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Description : DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Last Answer : a. Direct memory access

BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Description : BHE of 8086 microprocessor signal is used to interface the a) Even bank memory b) Odd bank memory c) I/O d) DMA

Last Answer : b) Odd bank memory

BURST refresh in DRAM is also called as a) Concentrated refresh b) distributed refresh c) Hidden refresh d) none

Description : BURST refresh in DRAM is also called as a) Concentrated refresh b) distributed refresh c) Hidden refresh d) none

Last Answer : b) distributed refresh

The first digital computer built with IC chips was known as e. IBM 7090 f. Apple – 1 g. IBM System / 360 h. VAX-10

Description : The first digital computer built with IC chips was known as e. IBM 7090 f. Apple – 1 g. IBM System / 360 h. VAX-10

Last Answer : g. IBM System / 360

Dot-matrix is a type of a. Tape e. Printer f. Disk g. Bus

Description : Dot-matrix is a type of a. Tape e. Printer f. Disk g. Bus

Last Answer : e. Printer

Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

Which statement is valid about interpreter? a. It translates one instruction at a time b. Object code is saved for future use c. Repeated interpretation is not necessary d. All of above

Description : Which statement is valid about interpreter? a. It translates one instruction at a time b. Object code is saved for future use c. Repeated interpretation is not necessary d. All of above

Last Answer : a. It translates one instruction at a time

An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Description : An interface that provides I/O transfer of data directly to and form the memory unit and peripheral is termed as________ A. DDA B. Serial interface C. Direct Memory Access (DMA) D. None of the Above

Last Answer : C. Direct Memory Access (DMA)

Known as the data transfer scheme that used handmaking principle. A. Synchronous data transfer scheme B. DMA data transfer scheme C. Asynchronous data transfer scheme D. Uninterrupted data transfer scheme

Description : Known as the data transfer scheme that used handmaking principle. A. Synchronous data transfer scheme B. DMA data transfer scheme C. Asynchronous data transfer scheme D. Uninterrupted data transfer scheme

Last Answer : A. Synchronous data transfer scheme

Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Description : Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Last Answer : b. DMA

A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average rate of one million instructions per second. By how much will the CPU be slowed down because of the DMA transfer? (A) 0.06% (B) 0.12% (C) 1.2% (D) 2.5%

Description : A DMA controller transfers 32-bit words to memory using cycle Stealing. The words are assembled from a device that transmits characters at a rate of 4800 characters per second. The CPU is fetching and executing instructions at an average ... of the DMA transfer? (A) 0.06% (B) 0.12% (C) 1.2% (D) 2.5%

Last Answer : Answer: B

Are smartphone photos that are taken in burst mode each one an independent pic?

Description : Are smartphone photos that are taken in burst mode each one an independent pic?

Last Answer : They are individual photos. It's possible to delete one photo from a burst but iPhoneOS doesn't make it obvious how to do it. It's also possible to make the photos appear separately in the photos app but again ... I'm guessing is the one it thinks is the best or at least the most in focus pic.

In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

In serial communication modes, mode 1 the Baud rate = a) BR=2SMOD/32 * (Timer 0 over flow rate) b) BR=2SMOD/16 * (Timer 1 over flow rate) c) BR=2SMOD/16 * (Timer 0 over flow rate) d) BR=2SMOD/32 * (Timer 1 over flow rate)

Description : In serial communication modes, mode 1 the Baud rate = a) BR=2SMOD/32 * (Timer 0 over flow rate) b) BR=2SMOD/16 * (Timer 1 over flow rate) c) BR=2SMOD/16 * (Timer 0 over flow rate) d) BR=2SMOD/32 * (Timer 1 over flow rate)

Last Answer : b) BR=2SMOD/16 * (Timer 1 over flow rate)

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Description : In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Last Answer : a) 3, Mode2

__ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Description : __ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Last Answer : c) SNGL=0

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Last Answer : c) 2000 to 3FFFH

8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Description : 8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Last Answer : a) Data width on the output

In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Description : In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Last Answer : b) Coprocessor is interfaced in MIN mode

Which is the important part of a combinational logic block: a. Index register b. Barrel shifter c. Both a & b d. None of these

Description : Which is the important part of a combinational logic block: a. Index register b. Barrel shifter c. Both a & b d. None of these

Last Answer : b. Barrel shifter

ACALL instruction allows specifying ______address in the instruction and calling subroutine within ______ program memory block. a) 2byte, 3K b) 11bit, 2K c) 9bit, 2K d) 1byte, 3K

Description : ACALL instruction allows specifying ______address in the instruction and calling subroutine within ______ program memory block. a) 2byte, 3K b) 11bit, 2K c) 9bit, 2K d) 1byte, 3K

Last Answer : c) 9bit, 2K

Draw block diagram of microprocessor and state the function of each block.

Description : Draw block diagram of microprocessor and state the function of each block.

Last Answer : Registers: The 8085 includes six registers, one accumulator, and one flag register, as shown in Figure. In addition, it has two 16-bit registers: the stack pointer and the program counter. The 8085 ... , Subtraction, Increment, Decrement etc.  Logic Operations: AND, OR, X-OR, Complement etc.

Pipeline implement a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of abve

Description : Pipeline implement a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of abve

Last Answer : f. all of abve

Which is the microprocessor launch by Fairchild company: a. F-6 b. F-8 c. Both A and B d. None of these

Description : Which is the microprocessor launch by Fairchild company: a. F-6 b. F-8 c. Both A and B d. None of these

Last Answer : b. F-8

What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

Description : What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

Last Answer : b. to store program instruction

The branch logic that provides decision making capabilities in the control unit is known as a. controlled transfer b. conditional transfer c. unconditional transfer d. none of above

Description : The branch logic that provides decision making capabilities in the control unit is known as a. controlled transfer b. conditional transfer c. unconditional transfer d. none of above

Last Answer : c. unconditional transfer

CPU does not perform the operation a. data transfer b. logic operation c. arithmetic operation d. all of above

Description : CPU does not perform the operation a. data transfer b. logic operation c. arithmetic operation d. all of above

Last Answer : b. logic operation

Which of the following is a way to access secondary memory? a. Random access memory b. Action method c. Transfer method d. Density method

Description : Which of the following is a way to access secondary memory? a. Random access memory b. Action method c. Transfer method d. Density method

Last Answer : a. Random access memory

The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

Which bus transfer singles from the CPU to external device and others that carry singles from external device to the CPU: a. Control bus b. Data bus c. Address bus d. None of these

Description : Which bus transfer singles from the CPU to external device and others that carry singles from external device to the CPU: a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : a. Control bus

_____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Description : _____ a subsystem that transfer data between computer components inside a computer or between computer: a. Chip b. Register c. Processor d. Bus

Last Answer : d. Bus

Opening WDV off the block of assets was Rs 15 lakh. During the year, asset was acquired under this block on 15 June 2017 amounting to rupees 10 lakh. One of the assets falling within the block was sold for rupees 5.5 lakh on 14 January 2018. Rate of depreciation of block is 10%. Calculate the amount of depreciation available during the previous year for the block. e. rupees 1.95 lakh f. rupees 2.5 lakh g. rupees 2.25 lakh h. Rs 1.45 lakh

Description : Opening WDV off the block of assets was Rs 15 lakh. During the year, asset was acquired under this block on 15 June 2017 amounting to rupees 10 lakh. One of the assets falling within the block was sold for rupees 5.5 ... . rupees 1.95 lakh f. rupees 2.5 lakh g. rupees 2.25 lakh h. Rs 1.45 lakh

Last Answer : e. rupees 1.95 lakh

The ___ bit decides whether it is a system descriptor or code/data segment descriptor a) P b) S c) D d) G

Description : The ___ bit decides whether it is a system descriptor or code/data segment descriptor a) P b) S c) D d) G

Last Answer : a) P

RCBD stands for: a. Repeated control block design b. Reported complete block design c. Randomized complete block design d. All of above

Description : RCBD stands for: a. Repeated control block design b. Reported complete block design c. Randomized complete block design d. All of above

Last Answer : Randomized complete block design

A burst error means that two or more bits in the dataunit havechanged. A) double-bit B) burst C) single-bit D) none of the above

Description : A burst error means that two or more bits in the dataunit havechanged. A) double-bit B) burst C) single-bit D) none of the above

Last Answer : burst

Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Description : Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Last Answer : a. MOS