Pentium Pro Processor contains:
a. L1 Cache
b. L2 Cache
c. Both L1 & L2
d. None of these

1 Answer

Answer :

c. Both L1 & L2

Related questions

Description : L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : a. On Processor

Description : L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : b. On Mother Board

Description : The first processor to include Virtual memory in the Intel microprocessor familywas: a.)80286 b.)80386c.)80486d.)Pentium

Last Answer : a.)80286

Description : The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Last Answer : b. 32

Description : Which is the professional or Business version of Intel Processors: a. Pentium II b. Pentium Pro c. Pentium MMX d. Pentium Xeon

Last Answer : d. Pentium Xeon

Description : Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Last Answer : a. 4 GB

Description : Overclocking Intel Core 2 Quad Q9550 Yorkfield 2.83GHz 12MB L2 Cache LGA 775 95W Quad-Core Processor?

Last Answer : It's ok, but at this time, AMD has much better processors in that price range. This Phenom II X4 955 Black Edition will blow that Intel processor out of the water. Black Edition means that it ... on buying? My personal suggestion is the ATi HD4890. That card is amazing, and overclocks great too.

Description : Given the following two statements: S1: If L1 and L2 are recursively enumerable languages over ∑, then L1⋃L2 and L1⋂L2 are also recursively enumerable. S2: The set of recursively enumerable languages is countable. ... correct (C) Both S1 and S2 are not correct (D) Both S1 and S2 are correct

Last Answer : (D) Both S1 and S2 are correct

Description : Given the following two languages: L1 = {anbn|n≥0, n≠100} L2 = {w ϵ {a,b,c}*| na(w) = nb(w) = nc(w)} Which of the following options is correct? (1) Both L1 and L2 are ... context free language, L2 is not context free language. (4) L1 is not context free language, L2 is context free language.

Last Answer : L1 is context free language, L2 is not context free language.

Description : Two lines L1 and L2 having Parametric equations are P1=[3 4 7]+u[2 2 -6] and P2=[15 -2]+u[1 4 2]. Tangent vector for line L1 a.2i+2j-6k b.2i+2j+6k c.2i-2j-6k d.6-2j-2k

Last Answer : a.2i+2j-6k

Description : What does conus is seen terminating at the L1-L2 level mean?

Last Answer : What is the answer ?

Description : When an operating motor is connected to the controller shown in the illustration, the a path of current flow through the circuit is ____________. EL-0010 A. 'L1', stop button, start button, coil 'CR', 'L2' B. 'L1' ... L2' D. 'L1', stop button, start button, 'CR' contact, 'M' contact, 'CR' coil, 'L2'

Last Answer : Answer: B

Description : In the illustration if the compressor fails to start but the condenser fan motor is running the problem is _______. EL-0042 A. no power between L1 and L2 B. the yellow wire is open at the freezer temperature control switch C. the overload is open D. the blue wire from the defrost heater is open

Last Answer : Answer: C

Description : In the illustration if the compressor fails to start but the condenser fan motor is running the problem is _______. EL-0043 A. no power between L1 and L2 B. the yellow wire is open at the freezer temperature control switch C. the overload is open D. the blue wire from the defrost heater is open

Last Answer : Answer: C

Description : The direction of rotation of the winch shown in the illustration is changed by reversing the _____________. EL-0102 A. direction of current through the shunt field B. polarity of voltage at 'S1' and 'S2' C. direction of current through the armature D. polarity of voltage at 'L1' and 'L2'

Last Answer : Answer: C

Description : In an emergency, the fastest way to interrupt power and stop the winch shown in the illustration is for the ____________. EL-0102 A. mate to open the disconnect switch at 'L1' and 'L2' B. ... watch engineer to open the winch circuit breaker D. electrician to open the test link at the controller

Last Answer : Answer: B

Description : Which one of the following statements is correct regarding the GPS satellites? (A) The nominal altitude is about 20,200 km (B) The inclination of axis satellite is 55° (C) The satellite transmits two L band signals (L1 with 1575.42 MHz and L2 with 1276.6 MHz) (D) All of these

Last Answer : Answer: Option D

Description : If l1 and l2 are the lengths of long and short spans of a two way slab simply supported on four edges and carrying a load w per unit area, the ratio of the loads split into w1 and w2acting on strips parallel to l2 and l1 is (A) ... l1 (B) w1/w2 = (l2/l1)² (C) w1/w2 = (l2/l1)3 (D) w1/w2 = (l2/l1)

Last Answer : Answer: Option D

Description : A compound pipe of diameter d1, d2 and d3 having lengths l1, l2 and l3 is to be replaced by an equivalent pipe of uniform diameter d and of the same length (l) as that of the compound pipe. The size of the equivalent pipe is given by (A) l/d² = + + (B) l/d³ = + ) + (C) = + + (D)

Last Answer : Answer: Option D

Description : The horizontal angles from the boat between A and B and B and C, the stations on the shore are 1 2. The distances AB = L1 and BC = L2 2 at C between the boat and station B between A and C at B). (A) 1 2) = (L2 1/L1 2) = K (B) t 2 = 360° - 1 2 (C) 2 = sin /(K + ) (D) All the above

Last Answer : (D) All the above

Description : The total extension in a bar, consists of 3 bars of same material, of varying sections is a. P/E(L1/A1+L2/A2+L3/A3) b. P/E(L1A1+L2A2+L3A3) c. PE(L1/A1+L2/A2+L3/A3) d. PE(L1/A1+L2/A2+L3/A3)

Last Answer : a. P/E(L1/A1+L2/A2+L3/A3)

Description : Given L1 = L(a*baa*) and L2 = L(ab*) The regular expression corresponding to language L3 = L1/L2 (right quotient) is given by (A) a*b (B) a*baa* (C) a*ba* (D) None of the above

Last Answer : (C) a*ba* 

Description : Consider the languages L1 = ϕ, and L2 = {1}. Which one of the following represents L1* U L2* L1* ? (1) {ε} (2) {ε,1} (3) ϕ (4) 1*

Last Answer : 1*

Description : What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Last Answer : A. Seventh generation

Description : bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Last Answer : d) Motorala MC-6801

Description : Which Bus connects CPU & level 2 cache: a. Rear side bus b. Front side bus c. Memory side bus d. None of these

Last Answer : b. Front side bus

Description : The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Last Answer : a. Stack pointer register

Description : State characteristics of L2 cache.

Last Answer : 1. It is external to the processor core. 2. Same processor can be used with different L2 cache. 3. Larger L2 cache increases the performance of the system. 4. Cache performance can be measured in ... whether the line is in the cache) 7. Miss Penalty = Additional time required because of a miss

Description : The part of a processor which contains hardware necessary to perform all the operations required by a computer: a) Data path b) Controller c) Registers d) Cache

Last Answer : Answer: a Explanation: A processor is a part of the computer which does all the data manipulation and decision making. A processor comprises of: A data path which contains the hardware necessary to ... the data path what needs to be done. The registers act as intermediate storage for the data

Description : How does the Core 2 processor compare to the Pentium III?

Last Answer : Like a 62 VW Beetle compares to a 08 Ferrari.

Description : ?

Last Answer : In 1993.

Description : How many cores does the Intel Pentium 4 3 GHz processor have?

Last Answer : The Intel Pentium 4 3.0 GHz processor is a single core processor, but if you'd like to upgrade to dual core, have a look at the Intel Pentium 4 531 3.0GHz Processor Upgrade RH008AV.

Description : Which processor is faster, the Intel Pentium or the AMD Athlon?

Last Answer : The AMD is usually faster but be sure to compare the GHz to see the speeds.

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor

Description : ___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Last Answer : b) RQ/GT0 & RQ/GT1, FWAIT

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

Description : Why 8085 processor is called an 8 bit processor? a) Because 8085 processor has 8 bit ALU. b) Because 8085 processor has 8 bit data bus. c) a & b.

Last Answer : a) Because 8085 processor has 8 bit ALU.

Description : The fetch-execute cycle is to use a system know as: a. Assembly line b. Pipelining c. Cache d. None of these

Last Answer : b. Pipelining

Description : ___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Last Answer : b. Cache memory

Description : Which of the following memories has the shortest access times? a. Cache memory b. Magnetic bubble memory c. Magnetic core memory d. RAM

Last Answer : a. Cache memory

Description : The ALU of a computer responds to the commands coming from a. Primary memory b. Control section c. External memory d. Cache memory

Last Answer : b. Control section

Description : A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Last Answer : c. Main memory

Description : ____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Last Answer : d) none

Description : HMOS stands for: a. High performance metal oxide semiconductor b. High processor metal oxide semiconductor c. Both A and b d. None of these

Last Answer : a. High performance metal oxide semiconductor

Description : The DMA controllers are special hardware embedded into the chip in modern integrate processor that ____and_____ to the system; a. Data transfer b. arbitrate access c. Both A and B d. None of these

Last Answer : c. Both A and B

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088