Thereis___ standard for preparing pseudocode instructions: a. No b 64 c. 2 d 6

Thereis___ standard for preparing pseudocode instructions:

a. No
b 64
c. 2
d 6
by

1 Answer

Answer :

a. No
by

Related questions

Preparing the pseudocode requires __ _time than drawing flowchart: a. Less b. More c. Optimum d. None of these

Description : Preparing the pseudocode requires __ _time than drawing flowchart: a. Less b. More c. Optimum d. None of these

Last Answer : a. Less

_is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Description : _is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Last Answer : c Botha&b

How many algorithm based on add/subtract and shift category: a. 2 b 64 ec. 8 d 6

Description : How many algorithm based on add/subtract and shift category: a. 2 b 64 ec. 8 d 6

Last Answer : ec. 8

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

Mnemonic refers to. a Instructions b. Code c. Symbolic codes d Assembler

Description : Mnemonic refers to. a Instructions b. Code c. Symbolic codes d Assembler

Last Answer : c. Symbolic codes

The assembler translates ismorphically_ instructions: a. 1.1 b 2:1 c. 3:3 d. 4.1

Description : The assembler translates ismorphically_ instructions: a. 1.1 b 2:1 c. 3:3 d. 4.1

Last Answer : a. 1.1

shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Description : shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Last Answer : a. _ Relative entities

In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Description : In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Last Answer : a. Sequence

__are used to translate high level language instructions to a machine code. a. Translators b. Interpreters c. Compilers d. None of these

Description : __are used to translate high level language instructions to a machine code. a. Translators b. Interpreters c. Compilers d. None of these

Last Answer : c. Compilers

Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Description : Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Last Answer : co Botha&b

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Description : program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Last Answer : c Botha&b

Which memory is used to copy instructions or data currently used by CPU: a. Main memory b. Secondary memory c. Cache memory d. None of these

Description : Which memory is used to copy instructions or data currently used by CPU: a. Main memory b. Secondary memory c. Cache memory d. None of these

Last Answer : c. Cache memory

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Which is data manipulation types are. a. Arithmetic instruction b. Shift instruction c. Logical and bit manipulation instructions d. All of these

Description : Which is data manipulation types are. a. Arithmetic instruction b. Shift instruction c. Logical and bit manipulation instructions d. All of these

Last Answer : d. All of these

Which control refers to the track of the address of instructions. a. Data control b. Register control c. Program control d. None of these

Description : Which control refers to the track of the address of instructions. a. Data control b. Register control c. Program control d. None of these

Last Answer : c. Program control

Which is the common program control instructions are. a Branch b. Jump c Call a subroutine d. Return e. Allof these f None of these

Description : Which is the common program control instructions are. a Branch b. Jump c Call a subroutine d. Return e. Allof these f None of these

Last Answer : e. Allof these

Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Description : Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Last Answer : ce. Both

It is actually a method for constructing codes with a minimum distance of a. 2 b 64 c. 3 d 5

Description : It is actually a method for constructing codes with a minimum distance of a. 2 b 64 c. 3 d 5

Last Answer : c. 3

How many paths taken by movement of data in CU: a. 3 b 64 c. 5 d 2

Description : How many paths taken by movement of data in CU: a. 3 b 64 c. 5 d 2

Last Answer : d 2

Abbreviation ASCII stands for: a. American standard code for information interchange b. Abbreviation standard code for information interchange c. Both d. None of these

Description : Abbreviation ASCII stands for: a. American standard code for information interchange b. Abbreviation standard code for information interchange c. Both d. None of these

Last Answer : a. American standard code for information interchange

The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Description : The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Last Answer : b. Output

Where can I find recipes with detailed instructions for preparing bison steaks?

Description : Where can I find recipes with detailed instructions for preparing bison steaks?

Last Answer : To be honest with you, cooking Bison meat is no different than cooking any type of Beef meat. The only difference is that you will not have to cook it as long because Bison meat contains less ... on how to cook Bison steaks:http://www.bison-steak.info/buffalo-steak/bison-cooking-buffalo-cooking/.

What is pseudocode ?

Description : What is pseudocode ?

Last Answer : The word pseudo usually means pseudo or artificial. Pseudo is a Greek word. Programmers often create a draft text version of the code that will be written for the program , one that looks like a lot of ... Then the sum is added by adding four and the sum is divided by 4 to find the average.

How does one write in pseudocode a program that accepts two numbers and any one of the operators plus and minus?

Description : How does one write in pseudocode a program that accepts two numbers and any one of the operators plus and minus?

Last Answer : 1. input x as float 2. input y as float 3. input op as character 4. if op'+' and op'-' then goto 3

Pseudocode can replace (A) flowcharts (B) structure charts (C) decision tables (D) cause-effect graphs

Description : Pseudocode can replace (A) flowcharts (B) structure charts (C) decision tables (D) cause-effect graphs

Last Answer : (A) flowcharts

How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Description : How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Last Answer : b 4

0,1,2 ,3 ,4,5,6 ,7,8 and 9 numerals are called: a. Arabic numerals b. String numerals c. Digit numerals d. None of these

Description : 0,1,2 ,3 ,4,5,6 ,7,8 and 9 numerals are called: a. Arabic numerals b. String numerals c. Digit numerals d. None of these

Last Answer : a. Arabic numerals

How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Description : How many system of arithmetic, which are often used in digital system. a. 5 b. 6 Cc. 3 d 4

Last Answer : d 4

How many main sign number binary codes are used: a. 4 b 65 ce. 3 d. 6

Description : How many main sign number binary codes are used: a. 4 b 65 ce. 3 d. 6

Last Answer : ce. 3

How many types of addition in the 2’s complement system. a. 3 b 4 c. 5 d. 6

Description : How many types of addition in the 2’s complement system. a. 3 b 4 c. 5 d. 6

Last Answer : b 4

How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Description : How many bit of exponent: a. 4 b 6 Cc. 8 d. 10

Last Answer : b 6

How many major component make up the CPU: a 4 b 3 c. 6 d 8

Description : How many major component make up the CPU: a 4 b 3 c. 6 d 8

Last Answer : b 3

Which microprocessor is available with a clock speed of 1.6 GHZ: a Pentium III b. Pentium II c. Pentium IV d. All of these

Description : Which microprocessor is available with a clock speed of 1.6 GHZ: a Pentium III b. Pentium II c. Pentium IV d. All of these

Last Answer : c. Pentium IV

How many parts of memory bus: a 2 b 3 c. 5 d. 6

Description : How many parts of memory bus: a 2 b 3 c. 5 d. 6

Last Answer : a 2

How many structures structured programs are written: a 38 b Z c. 1 d 6

Description : How many structures structured programs are written: a 38 b Z c. 1 d 6

Last Answer : a 38

There are how many register groups in control memory: a 3 b 5 c. 6 d 8

Description : There are how many register groups in control memory: a 3 b 5 c. 6 d 8

Last Answer : b 5

Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Description : Which are the characteristics of deadlocks. a. Mutual exclusion b. Hold and wait Cc. No pre-emption d. = Circular wait e. Allof these

Last Answer : e. Allof these

Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Description : Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Last Answer : e. Allofthese

In every transfer, selection of register by bus is decided by: a. Control signal b No signal c. All signal d. Allof above

Description : In every transfer, selection of register by bus is decided by: a. Control signal b No signal c. All signal d. Allof above

Last Answer : a. Control signal

emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Description : emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Last Answer : Mutex

Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Description : Which section is basically a sequence of instruction with a clear indication of beginning and end for updating shared variables. a. Racing section b. Critical section c. d. Both None of thes

Last Answer : . Critical sectio

In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Description : In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Last Answer : . Critical section

hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Description : hich section is the remaining part of a process’s code: a. Racing section b. Critical section Cc. Entry section d. Reminder secti

Last Answer : b. Entry section

How many events concerning RAG can occur in a system: a. 1 b 2 c. 3 d 4

Description : How many events concerning RAG can occur in a system: a. 1 b 2 c. 3 d 4

Last Answer : c. 3

Which are the events concerning RAG can occur in a system: a. Request for a resource b. Allocation of a resource c. Release of resource d. Allof these

Description : Which are the events concerning RAG can occur in a system: a. Request for a resource b. Allocation of a resource c. Release of resource d. Allof these

Last Answer : d. Allof these

How many methods for handling deadlocks: a. 1 b 2 c. 3 d 4

Description : How many methods for handling deadlocks: a. 1 b 2 c. 3 d 4

Last Answer : c. 3

Which are the method for handling deadlocks. a. Deadlock prevention b. Deadlock avoidance c. Deadlock detection d. Allof these

Description : Which are the method for handling deadlocks. a. Deadlock prevention b. Deadlock avoidance c. Deadlock detection d. Allof these

Last Answer : d. Allof these

In protocol each process can make a request onlyinan a. Increasing order b. Decreasing order c. Botha &b d. None of these

Description : In protocol each process can make a request onlyinan a. Increasing order b. Decreasing order c. Botha &b d. None of these

Last Answer : a. Increasing order

Which state refers to a state that is not safe not necessarily a deadlocked state. a. Safe state b. Unsafe state c. Botha &b d. None of these

Description : Which state refers to a state that is not safe not necessarily a deadlocked state. a. Safe state b. Unsafe state c. Botha &b d. None of these

Last Answer : b. Unsafe state