Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Which is a type of microprocessor that is designed with limited number of instructions:
a. CISC
b. RISC
ce. Both
d. None
by

1 Answer

Answer :

ce. Both
by

Related questions

In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Description : In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Last Answer : a. RISC

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

Which is a method of decomposing a sequential process into sub operations: a. Pipeline b. CISC c. RISC d. Database

Description : Which is a method of decomposing a sequential process into sub operations: a. Pipeline b. CISC c. RISC d. Database

Last Answer : a. Pipeline

Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Description : Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Last Answer : d. A and B

Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Description : Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Last Answer : c. All of these

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Which of the following is true about CISC processors? A. The instruction set is non-orthogonal B. The number of general purpose registers is limited C. Instructions are like macros in c language D. Variable length instructions E. All of these F. None of these

Description : Which of the following is true about CISC processors? A. The instruction set is non-orthogonal B. The number of general purpose registers is limited C. Instructions are like macros in c language D. Variable length instructions E. All of these F. None of these

Last Answer : E. All of these 

For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Description : For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Last Answer : a. Microprogrammed

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

What is the difference between CISC and RISC?

Description : What is the difference between CISC and RISC?

Last Answer : RISC : Reduced Instruction Set Computer. A RISC system has a reduced number of instructions (making it easier to implement efficient optimizing compilers) and more importantly it is load store architecture where ... data in two memory locations. e.g. Intel Pentium (x86), DEC MicroVAX, Motorola 680x0

Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Description : Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Last Answer : Answer : C

What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Description : What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Last Answer : D. 32-bit RISC 

The number of bit required to express and ___ are determined by the accuracy desired from the computing system . a. Exponent b. Mantissa ce. Both d. None f these

Description : The number of bit required to express and ___ are determined by the accuracy desired from the computing system . a. Exponent b. Mantissa ce. Both d. None f these

Last Answer : ce. Both

The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Description : The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Last Answer : ce. Both

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Description : which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Last Answer : e. all of these

In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Description : In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Last Answer : b. Decoder

Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Description : Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Last Answer : c. CPU

five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Description : five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Last Answer : ec ALU

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

Complement the subtrahend by converting all annddall a. 1’s to 0’s b. 0’s to 1’s ce. Both d. None of these

Description : Complement the subtrahend by converting all annddall a. 1’s to 0’s b. 0’s to 1’s ce. Both d. None of these

Last Answer : ce. Both

Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Description : Which unit is necessary for the execution of instruction: a. Timing b. Control ce. Both d. None of these

Last Answer : ce. Both

Which operation are done by increment or decrement the stack pointer: a. Push b. Pop ce. Both d. None

Description : Which operation are done by increment or decrement the stack pointer: a. Push b. Pop ce. Both d. None

Last Answer : ce. Both

Abinary number with 4 bitsiscalleda_ a. Bit b. Bytes ce. Nibble d. None of these

Description : Abinary number with 4 bitsiscalleda_ a. Bit b. Bytes ce. Nibble d. None of these

Last Answer : ce. Nibble

How many main sign number binary codes are used: a. 4 b 65 ce. 3 d. 6

Description : How many main sign number binary codes are used: a. 4 b 65 ce. 3 d. 6

Last Answer : ce. 3

In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Description : In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Last Answer : ce. MAR

Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Description : Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Last Answer : ce. Circuit

<Condition>isa__ expression which will have value true or false. a. Relational b. Logical ce. Botha&b d. None of these

Description : isa__ expression which will have value true or false. a. Relational b. Logical ce. Botha&b d. None of these

Last Answer : ce. Botha&b

By defining the _ __ register as last in first out stack the sequence can handle nested subroutines: a. S b. J ce. R d. T

Description : By defining the _ __ register as last in first out stack the sequence can handle nested subroutines: a. S b. J ce. R d. T

Last Answer : ce. R

Which types of jump keeps a 2_byte instruction that holds the range from- 128to127 bytes in the memory location: a. Far jump b. Near jump ce. Short jump d. __ Allof these

Description : Which types of jump keeps a 2_byte instruction that holds the range from- 128to127 bytes in the memory location: a. Far jump b. Near jump ce. Short jump d. __ Allof these

Last Answer : ce. Short jump

Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Description : Which number are used extensively in microprocessor work: a. Octal b. Hexadecimal Cc. Both d. None of these

Last Answer : b. Hexadecimal

Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Description : Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Last Answer : b. Microcode

The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Description : The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Last Answer : d. Instruction

Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor

Which microprocessor is available with a clock speed of 1.6 GHZ: a Pentium III b. Pentium II c. Pentium IV d. All of these

Description : Which microprocessor is available with a clock speed of 1.6 GHZ: a Pentium III b. Pentium II c. Pentium IV d. All of these

Last Answer : c. Pentium IV

Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Description : Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Last Answer : a. Microprocessor without interlocked pipeline stage

___uses the stack to store return address of subroutine: a. CPU b. Microprocessor c. register d. memory

Description : ___uses the stack to store return address of subroutine: a. CPU b. Microprocessor c. register d. memory

Last Answer : b. Microprocessor

of the primary memory of the computer is limited. a. Storage capacity b. Magnetic disk c. Both d. None of these

Description : of the primary memory of the computer is limited. a. Storage capacity b. Magnetic disk c. Both d. None of these

Last Answer : a. Storage capacity

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

Mnemonic refers to. a Instructions b. Code c. Symbolic codes d Assembler

Description : Mnemonic refers to. a Instructions b. Code c. Symbolic codes d Assembler

Last Answer : c. Symbolic codes

The assembler translates ismorphically_ instructions: a. 1.1 b 2:1 c. 3:3 d. 4.1

Description : The assembler translates ismorphically_ instructions: a. 1.1 b 2:1 c. 3:3 d. 4.1

Last Answer : a. 1.1

shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Description : shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Last Answer : a. _ Relative entities

In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Description : In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Last Answer : a. Sequence

_is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Description : _is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Last Answer : c Botha&b

Thereis___ standard for preparing pseudocode instructions: a. No b 64 c. 2 d 6

Description : Thereis___ standard for preparing pseudocode instructions: a. No b 64 c. 2 d 6

Last Answer : a. No

__are used to translate high level language instructions to a machine code. a. Translators b. Interpreters c. Compilers d. None of these

Description : __are used to translate high level language instructions to a machine code. a. Translators b. Interpreters c. Compilers d. None of these

Last Answer : c. Compilers

Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Description : Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Last Answer : co Botha&b

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Description : program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Last Answer : c Botha&b