In protocol each process can make a request onlyinan a. Increasing order b. Decreasing order c. Botha &b d. None of these

In protocol each process can make a request onlyinan
a. Increasing order
b. Decreasing order
c. Botha &b
d. None of these
by

1 Answer

Answer :

a. Increasing order
by

Related questions

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

Which state refers to a state that is not safe not necessarily a deadlocked state. a. Safe state b. Unsafe state c. Botha &b d. None of these

Description : Which state refers to a state that is not safe not necessarily a deadlocked state. a. Safe state b. Unsafe state c. Botha &b d. None of these

Last Answer : b. Unsafe state

Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Description : Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Last Answer : b. Hard disk

which of the 2 files are created by the assembler. a. _ List and object file b. Link and object file c. Botha &b d. None of these

Description : which of the 2 files are created by the assembler. a. _ List and object file b. Link and object file c. Botha &b d. None of these

Last Answer : a. _ List and object file

Ingiven lines of code MOV AX,BL have different type of operands according to assembler for 8086 architecture these identifiers must be of. a. Different type only in byte b. Same type either in word or byte c. Botha &b d. None of these

Description : Ingiven lines of code MOV AX,BL have different type of operands according to assembler for 8086 architecture these identifiers must be of. a. Different type only in byte b. Same type either in word or byte c. Botha &b d. None of these

Last Answer : b. Same type either in word or byte

IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Description : IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Last Answer : b. Macro

address is not assigned by linker. a. Absolute b. Relative c. Botha &b a None of these

Description : address is not assigned by linker. a. Absolute b. Relative c. Botha &b a None of these

Last Answer : a. Absolute

shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Description : shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Last Answer : a. _ Relative entities

Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Description : Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Last Answer : a. Microprocessor without interlocked pipeline stage

Ina complex program, the overlaps: a. Branching b. Condition c. Botha &b d. None of these

Description : Ina complex program, the overlaps: a. Branching b. Condition c. Botha &b d. None of these

Last Answer : a. Branching

Avoid crossing flow lines. a. Flowchart b. Algorithm c. Botha &b d. None of these

Description : Avoid crossing flow lines. a. Flowchart b. Algorithm c. Botha &b d. None of these

Last Answer : a. Flowchart

is useful to prepare detailed program documentation: a. Flowchart b. Algorithm c. Botha &b d. None of these

Description : is useful to prepare detailed program documentation: a. Flowchart b. Algorithm c. Botha &b d. None of these

Last Answer : a. Flowchart

Cache memory is located between main memory and : a. CPU b. Memory c. Botha &b d. None of these

Description : Cache memory is located between main memory and : a. CPU b. Memory c. Botha &b d. None of these

Last Answer : a. CPU

Return instruction is written in_ to written to main program: a. Subroutine b. Main program c. Botha &b d. None of these

Description : Return instruction is written in_ to written to main program: a. Subroutine b. Main program c. Botha &b d. None of these

Last Answer : a. Subroutine

subroutine declaration come after procedure announcement: a. Global b. Local c. Botha &b d. None of these

Description : subroutine declaration come after procedure announcement: a. Global b. Local c. Botha &b d. None of these

Last Answer : a. Global

Callis_ subroutine call. a. Conditional b. Unconditi c. Botha &b d. None of these

Description : Callis_ subroutine call. a. Conditional b. Unconditi c. Botha &b d. None of these

Last Answer : b. Unconditi

The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Description : The processed data is sent for output to standard __ device which by default is computer screen: a. Input b. Output c. Botha &b d. None of these

Last Answer : b. Output

which of the following is interrupt mode. a. Task mode b. Executive mode c. Botha &b d. None of these

Description : which of the following is interrupt mode. a. Task mode b. Executive mode c. Botha &b d. None of these

Last Answer : b. Executive mode

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Description : Execution of instruction specified by instruction to perform: a. Operation b. Operands c. Both a &b d. None of these

Last Answer : a. Operation

Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Description : Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Last Answer : b. Cache memory

function is used to transfer the control to end of a program which uses one argument( ) and takes value is zero for_ __ termination and non-zero for _termination: a. _ Exit( ) normal, abnormal b. Break, normal, abnormal Botha & b None of these

Description : function is used to transfer the control to end of a program which uses one argument( ) and takes value is zero for_ __ termination and non-zero for _termination: a. _ Exit( ) normal, abnormal b. Break, normal, abnormal Botha & b None of these

Last Answer : a. _ Exit( ) normal, abnormal

getchar :: IO char in this given function what is indicated by IO char: a. when getchar is invoked it returns a character b. when getchar is executed it returns a character c. botha & b d. none of these

Description : getchar :: IO char in this given function what is indicated by IO char: a. when getchar is invoked it returns a character b. when getchar is executed it returns a character c. botha & b d. none of these

Last Answer : a. when getchar is invoked it returns a character

A computer having writable control memory is known as_ a. Static micro programmable b. Dynamic micro programmable c. Botha & b d. None of these

Description : A computer having writable control memory is known as_ a. Static micro programmable b. Dynamic micro programmable c. Botha & b d. None of these

Last Answer : b. Dynamic micro programmable

state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Description : state keeps track of position related to execution of an instruction: a. Major b. Minor c. Botha & b d. None of these

Last Answer : a. Major

a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Description : a direct arrow is drawn from the process to the resource rectangle to represent each pending resource request: a. TS b. SP Cc. CCR d. RAG

Last Answer : d. RAG

Which are the events concerning RAG can occur in a system: a. Request for a resource b. Allocation of a resource c. Release of resource d. Allof these

Description : Which are the events concerning RAG can occur in a system: a. Request for a resource b. Allocation of a resource c. Release of resource d. Allof these

Last Answer : d. Allof these

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

In which type of vibrations, amplitude of vibration goes on decreasing every cycle? a. Dampedvibrations b. Undampedvibrations c. Botha.andb. d. None of the above

Description : In which type of vibrations, amplitude of vibration goes on decreasing every cycle? a. Dampedvibrations b. Undampedvibrations c. Botha.andb. d. None of the above

Last Answer : c. Botha.andb.

IP is _________ datagram protocol. A) an unreliable B) a connectionless C) botha and b D) noneof the above

Description : IP is _________ datagram protocol. A) an unreliable B) a connectionless C) botha and b D) noneof the above

Last Answer : botha and b

_______ isa dynamic mapping protocol in which a physical address is found for agiven logicaladdress. A) ARP B) RARP C) botha and b D) noneof the above

Description : _______ isa dynamic mapping protocol in which a physical address is found for agiven logicaladdress. A) ARP B) RARP C) botha and b D) noneof the above

Last Answer : ARP

The reactivity series is a list of metals arranged in order of A) Increasing reactivity B) Decreasing reactivity C) Increasing and decreasing reactivity D) None of the above

Description : The reactivity series is a list of metals arranged in order of A) Increasing reactivity B) Decreasing reactivity C) Increasing and decreasing reactivity D) None of the above

Last Answer : B) Decreasing reactivity

RC-2, MC-2 and SC-2 correspond to (A) Same viscosity (B) Viscosity in increasing order from RC-2 to SC-2 (C) Viscosity in decreasing order from RC-2 to SC-2 (D) None of the above

Description : RC-2, MC-2 and SC-2 correspond to (A) Same viscosity (B) Viscosity in increasing order from RC-2 to SC-2 (C) Viscosity in decreasing order from RC-2 to SC-2 (D) None of the above

Last Answer : Answer: Option A

How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Description : How many condition that should be met in order to produce a deadlock. a. 2 b 4 Cc. 6 d 8

Last Answer : b 4

Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Description : Which are the condition that should be met in order to produce a deadlock. a. Mutual exclusion b. Hold and Wait Cc. No preemption d. Circular wait e. Allofthese

Last Answer : e. Allofthese

In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Description : In_ instructions are followed one after the other in the preset order in which they appear within program: a. Sequence b Selection c. Break d. Iteration

Last Answer : a. Sequence

The total energy of each particle at various places in the case of perfect incompressible fluid flowing in continuous stream (A) Keeps on increasing (B) Keeps on decreasing (C) Remain constant (D) May increase/decrease

Description : The total energy of each particle at various places in the case of perfect incompressible fluid flowing in continuous stream (A) Keeps on increasing (B) Keeps on decreasing (C) Remain constant (D) May increase/decrease

Last Answer : Answer: Option C

Each device represent : a. 1 bit b. 2 bit c. 3 bit d. 4 bit

Description : Each device represent : a. 1 bit b. 2 bit c. 3 bit d. 4 bit

Last Answer : a. 1 bit

Which system each digit has a weight corresponding to its position: a. Hexadecimal number system b. Binary number system c. Decimal number system d. Octal number system

Description : Which system each digit has a weight corresponding to its position: a. Hexadecimal number system b. Binary number system c. Decimal number system d. Octal number system

Last Answer : d. Octal number system

An scan be easily converted to its decimal equivalent by multiplying each octal digit by positional weight: a. Binary number b. Octal number c. Hexadecimal number d. Decimal number

Description : An scan be easily converted to its decimal equivalent by multiplying each octal digit by positional weight: a. Binary number b. Octal number c. Hexadecimal number d. Decimal number

Last Answer : b. Octal number

Which number is formed from a binary number by grouping bits in groups of 4-bit each starting at the binary point: a. Binary b. Octal c. Decimal d. Hexadecimal

Description : Which number is formed from a binary number by grouping bits in groups of 4-bit each starting at the binary point: a. Binary b. Octal c. Decimal d. Hexadecimal

Last Answer : d. Hexadecimal

Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Description : Counting in hex, each digit can be increment from. a OtoF b. OtoG Cc. Oto H d. Oto]

Last Answer : a OtoF

Each operation hasits____—soopcode: a. Unique b. Two c. Three d. Four

Description : Each operation hasits____—soopcode: a. Unique b. Two c. Three d. Four

Last Answer : a. Unique

Each check bit is grouped with the information bits as specified by a__ a. Parity check code b. Parity check matrix c. Parity check bit d. All of these

Description : Each check bit is grouped with the information bits as specified by a__ a. Parity check code b. Parity check matrix c. Parity check bit d. All of these

Last Answer : b. Parity check matrix

Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Description : Each instruction is also accompanied by a___ : a. Microprocessor b. Microcode c. Both d. None of these

Last Answer : b. Microcode

For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Description : For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Last Answer : a. Control

The control memory contains a set of words where each word is: a. Microinstruction b. Program c. Sets d. All of these

Description : The control memory contains a set of words where each word is: a. Microinstruction b. Program c. Sets d. All of these

Last Answer : a. Microinstruction

Addresses in control memory is made by for each register group: a. Address select logic b. Data select logic c. Control select logic d. All of these

Description : Addresses in control memory is made by for each register group: a. Address select logic b. Data select logic c. Control select logic d. All of these

Last Answer : a. Address select logic

In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Description : In which section only one process is allowed to access the shared variable and all other have to wait. a. Critical section b. Racing section Cc. Entry section d. Remainder section

Last Answer : . Critical section