SPARC stands for. a. Scalable programmer architecture b. Scalable processor architecture c Scalable point architecture d. None of these

SPARC stands for.

a. Scalable programmer architecture
b. Scalable processor architecture
c Scalable point architecture
d. None of these
by

1 Answer

Answer :

b. Scalable processor architecture
by

Related questions

which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Description : which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Last Answer : e. all of these

Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Which are designed to interpret a specified number of instruction code. a. Programmer b. Processors c. Instruction d. Opcode

Description : Which are designed to interpret a specified number of instruction code. a. Programmer b. Processors c. Instruction d. Opcode

Last Answer : b. Processors

The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Description : The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Last Answer : a. Busy and Error

Ingiven lines of code MOV AX,BL have different type of operands according to assembler for 8086 architecture these identifiers must be of. a. Different type only in byte b. Same type either in word or byte c. Botha &b d. None of these

Description : Ingiven lines of code MOV AX,BL have different type of operands according to assembler for 8086 architecture these identifiers must be of. a. Different type only in byte b. Same type either in word or byte c. Botha &b d. None of these

Last Answer : b. Same type either in word or byte

In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Description : In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Last Answer : b. Decoder

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Description : Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Last Answer : b. Hard disk

The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Description : The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Last Answer : d. Instruction

Which unit works as an interface between the processor and all the memories on chip or off- chip: a. Timing unit b. Control unit c. Memory control unit d All of these

Description : Which unit works as an interface between the processor and all the memories on chip or off- chip: a. Timing unit b. Control unit c. Memory control unit d All of these

Last Answer : c. Memory control unit

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Description : Which are the not causes of the interrupt: a. In any single device b. In processor poll devices c. Itis an external analogy to exception d. None of these

Last Answer : c. Itis an external analogy to exception

Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Description : Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Last Answer : b. After completing the I/O operation the device interrupt the processor

Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor

Which processor are used in the most personal computer.

Description : Which processor are used in the most personal computer.

Last Answer : a. _ Intel corporation’s Pentium

In register transfer the processor register as. a MAR b PC c IR d RI

Description : In register transfer the processor register as. a MAR b PC c IR d RI

Last Answer : d RI

One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Description : One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Last Answer : c. Control unit

Which are the types of array processor: a. Attached array processor b. SIMD array processor c. Both d. None

Description : Which are the types of array processor: a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : c. Both

Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Description : Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : b. SIMD array processor

Abbreviation ASCII stands for: a. American standard code for information interchange b. Abbreviation standard code for information interchange c. Both d. None of these

Description : Abbreviation ASCII stands for: a. American standard code for information interchange b. Abbreviation standard code for information interchange c. Both d. None of these

Last Answer : a. American standard code for information interchange

IR stands for. a. Input representation b. Intermediate representation c. Both d. None

Description : IR stands for. a. Input representation b. Intermediate representation c. Both d. None

Last Answer : b. Intermediate representation

IDE stands for: a. Input device electronics b. Integrated device electronic c. Both d. None

Description : IDE stands for: a. Input device electronics b. Integrated device electronic c. Both d. None

Last Answer : b. Integrated device electronic

ATA stands for. a. Advance technology attachment b. Advance teach attachment c. Both d. None

Description : ATA stands for. a. Advance technology attachment b. Advance teach attachment c. Both d. None

Last Answer : a. Advance technology attachment

SDRAM stands for. a. System dynamic random access memory b. Synchronous dynamic random access memory c. Both d. None

Description : SDRAM stands for. a. System dynamic random access memory b. Synchronous dynamic random access memory c. Both d. None

Last Answer : b. Synchronous dynamic random access memory

Markers in subroutine cannot be accepted as limits whereas this markers stands for: a. Top of stack b. Bottom of stack c. Middle of stack d. Allof these

Description : Markers in subroutine cannot be accepted as limits whereas this markers stands for: a. Top of stack b. Bottom of stack c. Middle of stack d. Allof these

Last Answer : a. Top of stack

RPN stands for. a. _ Reverse polish notation b. Read polish notation c. Random polish notation d. None of these

Description : RPN stands for. a. _ Reverse polish notation b. Read polish notation c. Random polish notation d. None of these

Last Answer : a. _ Reverse polish notation

EA stands for. a. Effective add b. Effective absolute c. Effective address d. End address

Description : EA stands for. a. Effective add b. Effective absolute c. Effective address d. End address

Last Answer : c. Effective address

SMP Stands for: a. System multiprocessor b. Symmetric multiprocessor c. Both d. None

Description : SMP Stands for: a. System multiprocessor b. Symmetric multiprocessor c. Both d. None

Last Answer : b. Symmetric multiprocessor

NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Description : NUMA stands for. a. Number Uniform memory access b. Not Uniform memory access Cc. Non Uniform memory access d. __ Allof these

Last Answer : a. Number Uniform memory access

SIMD stands for: a. System instruction multiple data b. Single instruction multiple data c. Symmetric instruction multiple data d. Scale instruction multiple data

Description : SIMD stands for: a. System instruction multiple data b. Single instruction multiple data c. Symmetric instruction multiple data d. Scale instruction multiple data

Last Answer : b. Single instruction multiple data

MIMD stands for: a. Multiple input multiple data b. Memory input multiple data c. Multiple instruction multiple data d. Memory instruction multiple data

Description : MIMD stands for: a. Multiple input multiple data b. Memory input multiple data c. Multiple instruction multiple data d. Memory instruction multiple data

Last Answer : c. Multiple instruction multiple data

HLL stands for: a. High level languages b. High level line c. High level logic d. High level limit

Description : HLL stands for: a. High level languages b. High level line c. High level logic d. High level limit

Last Answer : a. High level languages

What is the full form of SPARC ?

Last Answer : Scalable Processor ArChitecture

The Intel format is called ………... and the SPARC format is called …………….. A. little endian, big endian, B. big endian, little endian C. open source, little endian D. Big endian, open source

Description : The Intel format is called ………... and the SPARC format is called …………….. A. little endian, big endian, B. big endian, little endian C. open source, little endian D. Big endian, open source

Last Answer : A. little endian, big endian,

Point out the wrong statement. a) The massive scale of cloud computing systems was enabled by the popularization of the Internet b) Soft computing represents a real paradigm shift in the way in which systems are deployed c) Cloud computing makes the long-held dream of utility computing possible with a pay-as-you-go, infinitely scalable, universally available system d) All of the mentioned

Description : Point out the wrong statement. a) The massive scale of cloud computing systems was enabled by the popularization of the Internet b) Soft computing represents a real paradigm shift in the way in ... with a pay-as-you-go, infinitely scalable, universally available system d) All of the mentioned

Last Answer : Soft computing represents a real paradigm shift in the way in which systems are deployed

Point out the correct statement. a) With PaaS, the goal is to create hosted scalable applications that are used in a Software as a Service model b) Applications built using PaaS tools need to be standards-based c) In Wolf, the data and transaction management conforms to the business rules you create d) All of the mentioned

Description : Point out the correct statement. a) With PaaS, the goal is to create hosted scalable applications that are used in a Software as a Service model b) Applications built using PaaS tools need to ... , the data and transaction management conforms to the business rules you create d) All of the mentioned

Last Answer : All of the mentioned

Point out the correct statement. a) With PaaS, the goal is to create hosted scalable applications that are used in a Software as a Service model b) Applications built using PaaS tools need to be standards-based c) In Wolf, the data and transaction management conforms to the business rules you create d) All of the mentioned

Description : Point out the correct statement. a) With PaaS, the goal is to create hosted scalable applications that are used in a Software as a Service model b) Applications built using PaaS tools need to ... the data and transaction management conforms to the business rules you create d) All of the mentioned

Last Answer : All of the mentioned

Point out the wrong statement. a) The massive scale of cloud computing systems was enabled by the popularization of the Internet b) Soft computing represents a real paradigm shift in the way in which systems are deployed c) Cloud computing makes the long-held dream of utility computing possible with a pay-as-you-go, infinitely scalable, universally available system d) All of the mentioned

Description : Point out the wrong statement. a) The massive scale of cloud computing systems was enabled by the popularization of the Internet b) Soft computing represents a real paradigm shift in the way in ... with a pay-as-you-go, infinitely scalable, universally available system d) All of the mentioned

Last Answer : Soft computing represents a real paradigm shift in the way in which systems are deployed

Which of the following is open and both hypervisor and processor-architecture- agnostic? a) Dell Scalent b) CloudKick c) Elastra d) All of the mentioned

Description : Which of the following is open and both hypervisor and processor-architecture- agnostic? a) Dell Scalent b) CloudKick c) Elastra d) All of the mentioned

Last Answer : Dell Scalent

Give the advantage of Harvard architecture in a DS processor.

Description : Give the advantage of Harvard architecture in a DS processor.

Last Answer : ∙ Harvard architecture has separate data and instruction busses, allowing transfers to be performed simultaneously on both busses. ∙ It is possible to have two separate memory systems. ∙ High Performance System

Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Description : Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Last Answer : A. Harvard 

In which digit the value increases in power of two starting with 0 to left of the binary point and decreases to the right of the binary point starting with power -1. a. Hexadecimal b. Decimal c. Binary d. Octal

Description : In which digit the value increases in power of two starting with 0 to left of the binary point and decreases to the right of the binary point starting with power -1. a. Hexadecimal b. Decimal c. Binary d. Octal

Last Answer : c. Binary

Which number is formed from a binary number by grouping bits in groups of 4-bit each starting at the binary point: a. Binary b. Octal c. Decimal d. Hexadecimal

Description : Which number is formed from a binary number by grouping bits in groups of 4-bit each starting at the binary point: a. Binary b. Octal c. Decimal d. Hexadecimal

Last Answer : d. Hexadecimal

Binary numbers can also be expressed in this same notation by _——_—srrepresentation. a. Floating point b. Binary point c. Decimal point d. All of these

Description : Binary numbers can also be expressed in this same notation by _——_—srrepresentation. a. Floating point b. Binary point c. Decimal point d. All of these

Last Answer : a. Floating point

How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Description : How many parts of floating point representation of a number consists. a. 4 b 2 Cc. 3 d 5

Last Answer : b 2

The first part of floating point represents a signed fixed point number called: a. Exponent b. Digit c. Number d. Mantissa

Description : The first part of floating point represents a signed fixed point number called: a. Exponent b. Digit c. Number d. Mantissa

Last Answer : d. Mantissa

The second part of floating point designates the position of the decimal point and is called: a. Mantissa b. Binomial c. Octal d. Exponent

Description : The second part of floating point designates the position of the decimal point and is called: a. Mantissa b. Binomial c. Octal d. Exponent

Last Answer : d. Exponent

The fixed point mantissamaybe or a. Fraction b. Integer co. Both d. None of these

Description : The fixed point mantissamaybe or a. Fraction b. Integer co. Both d. None of these

Last Answer : co. Both

Which number is said to be normalized if the more significant position of the mantissa contains a non zero digit. a Binary point number b. Mantissa point number c Floating point number d. None of these

Description : Which number is said to be normalized if the more significant position of the mantissa contains a non zero digit. a Binary point number b. Mantissa point number c Floating point number d. None of these

Last Answer : c Floating point number