In 3 state gate two states act as signals equal to. a. Logic O b. Logic 1 c. None of these d. Botha&b

In 3 state gate two states act as signals equal to.

a. Logic O
b. Logic 1
c. None of these
d. Botha&b
by

1 Answer

Answer :

d. Botha&b
by

Related questions

program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Description : program converts machine instructions into control signals. a. Control memory program b. Control store program c Botha&b d. Only memory

Last Answer : c Botha&b

Two important fields of an instruction are. a. Opcode b. Operand c. Only a d. Botha&b

Description : Two important fields of an instruction are. a. Opcode b. Operand c. Only a d. Botha&b

Last Answer : d. Botha&b

Assemblers are of 2 types: a. 1 pass b. 2 pass co botha&b d. none of these

Description : Assemblers are of 2 types: a. 1 pass b. 2 pass co botha&b d. none of these

Last Answer : co botha&b

A linker is also known as: a. Binder b. Linkage editor c. Botha&b d. None of these

Description : A linker is also known as: a. Binder b. Linkage editor c. Botha&b d. None of these

Last Answer : c. Botha&b

<Condition>isa__ expression which will have value true or false. a. Relational b. Logical ce. Botha&b d. None of these

Description : isa__ expression which will have value true or false. a. Relational b. Logical ce. Botha&b d. None of these

Last Answer : ce. Botha&b

An unstructured program uses a approach to solve problems: a. Linear b. Top down co Botha&b d. None of these

Description : An unstructured program uses a approach to solve problems: a. Linear b. Top down co Botha&b d. None of these

Last Answer : co Botha&b

_is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Description : _is sequence of instructions is executed and repeated any no. of times in loop until logical condition is true: a. Iteration b. Repetition c Botha&b d. None of these

Last Answer : c Botha&b

Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Description : Which are of the following instructions of hardware subroutines: a. SCAL b. SXIT co Botha&b d. None of these

Last Answer : co Botha&b

Subroutine is called _ a. In Same program b. Inexternal program co Botha&b d. None of these

Description : Subroutine is called _ a. In Same program b. Inexternal program co Botha&b d. None of these

Last Answer : co Botha&b

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

Mode of addresses in control memory are: a. Executive mode b. Task mode c. Botha&b d. None of these

Description : Mode of addresses in control memory are: a. Executive mode b. Task mode c. Botha&b d. None of these

Last Answer : c. Botha&b

What are 2 advantages of cache memory: a. Reduction of average access time for CPU memory b. Reduction of bandwidth of available memory of CPU c. Botha&b d. None of these

Description : What are 2 advantages of cache memory: a. Reduction of average access time for CPU memory b. Reduction of bandwidth of available memory of CPU c. Botha&b d. None of these

Last Answer : c. Botha&b

In 3 state gate third position termed as high impedance state which acts as. a. Open circuit b. — Close circuit c. None of these d. All of above

Description : In 3 state gate third position termed as high impedance state which acts as. a. Open circuit b. — Close circuit c. None of these d. All of above

Last Answer : a. Open circuit

The control unit and arithmetic logic unit are know as the __ a. Central program unit b. Central processing unit

Description : The control unit and arithmetic logic unit are know as the __ a. Central program unit b. Central processing unit

Last Answer : b. Central processing unit

Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Description : Which microprocessor has the control unit, memory unit and arithmetic and logic unit: a. Pentium IV processor b Pentium V processor c. Pentium III processor d. None of these

Last Answer : a. Pentium IV processor

In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Description : Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Last Answer : ce. Circuit

Addresses in control memory is made by for each register group: a. Address select logic b. Data select logic c. Control select logic d. All of these

Description : Addresses in control memory is made by for each register group: a. Address select logic b. Data select logic c. Control select logic d. All of these

Last Answer : a. Address select logic

Branch logic determines which should be adopted to select the next_ value among possibilities. a. CAR b. GAR c. HAR d. TAR

Description : Branch logic determines which should be adopted to select the next_ value among possibilities. a. CAR b. GAR c. HAR d. TAR

Last Answer : a. CAR

Rules of FSM are encoded in. a. ROM b. Random logic c. Programmable logic array d. Allof these

Description : Rules of FSM are encoded in. a. ROM b. Random logic c. Programmable logic array d. Allof these

Last Answer : d. Allof these

Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Description : Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Last Answer : a. Progrmmable Logic Array

HLL stands for: a. High level languages b. High level line c. High level logic d. High level limit

Description : HLL stands for: a. High level languages b. High level line c. High level logic d. High level limit

Last Answer : a. High level languages

For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Description : For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Last Answer : a. Control

Which is the input of control unit: a. Master clock signal b. Instruction register c. Flags d. Control signals from bus e. Allof these

Description : Which is the input of control unit: a. Master clock signal b. Instruction register c. Flags d. Control signals from bus e. Allof these

Last Answer : e. Allof these

If flag is set then control unit issues control signals that causes program counter to be incremented by 1. a. Zero b. One c. Three d. Eight

Description : If flag is set then control unit issues control signals that causes program counter to be incremented by 1. a. Zero b. One c. Three d. Eight

Last Answer : a. Zero

Anumber system that uses only two digits, O and 1 is calledthe_ a. Octal number system b. Binary number system c. Decimal number system d. Hexadecimal number system

Description : Anumber system that uses only two digits, O and 1 is calledthe_ a. Octal number system b. Binary number system c. Decimal number system d. Hexadecimal number system

Last Answer : b. Binary number system

Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Description : Which is one of the important I/O devices and is most commonly used as permanent storage device in any processor: a. Soft disk b. Hard disk c. Botha &b d. None of these

Last Answer : b. Hard disk

Which are the types of important ideas to notice about these odometer readings: a. The MSB is the sign bit .O for a +sign and 1 for a— sign b. The negative number represent the 2’s complement of the positive number c. Both d. __ Allof these

Description : Which are the types of important ideas to notice about these odometer readings: a. The MSB is the sign bit .O for a +sign and 1 for a— sign b. The negative number represent the 2’s complement of the positive number c. Both d. __ Allof these

Last Answer : c. Both

Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text and symbols: a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text ... : a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Description : Which are the functioning of I/O interrupt: a. The processor organizes all the I/O operation for smooth functioning b. After completing the I/O operation the device interrupt the processor c. Both d. None of these

Last Answer : b. After completing the I/O operation the device interrupt the processor

Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Description : Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Last Answer : d. = Allof these

O and 1 abbreviation for. a. Binary digit b. Octal digit c. Both d. None of these

Description : O and 1 abbreviation for. a. Binary digit b. Octal digit c. Both d. None of these

Last Answer : a. Binary digit

To invoke assembler following command are given at command line: a. $ hello.s -o hello.o b. — $as hello.s -o 0 c. $ as hello —-o hello.o d. $ashello.s—o hello.o

Description : To invoke assembler following command are given at command line: a. $ hello.s -o hello.o b. — $as hello.s -o 0 c. $ as hello —-o hello.o d. $ashello.s—o hello.o

Last Answer : d. $ashello.s—o hello.o

Which functions are performed by CU: a. Data exchange b/w CPU and memory or I/O modules b. External operations c. Internal operations inside CPU d Botha&c

Description : Which functions are performed by CU: a. Data exchange b/w CPU and memory or I/O modules b. External operations c. Internal operations inside CPU d Botha&c

Last Answer : d Botha&c

___is the data paths link CPU registers with memory or I/O modules. a. External data paths b. Internal data paths c. Boreal data paths d. Exchange data paths

Description : ___is the data paths link CPU registers with memory or I/O modules. a. External data paths b. Internal data paths c. Boreal data paths d. Exchange data paths

Last Answer : a. External data paths

Which system is used in digital computers because all electrical and electronic circuits can be made to respond to the states concept: a. Hexadecimal number b. Binary number c. Octal number d. Decimal number

Description : Which system is used in digital computers because all electrical and electronic circuits can be made to respond to the states concept: a. Hexadecimal number b. Binary number c. Octal number d. Decimal number

Last Answer : b. Binary number

Jump has 3 major states are: a. Fetch b. Decode c. Complete d= Allof these

Description : Jump has 3 major states are: a. Fetch b. Decode c. Complete d= Allof these

Last Answer : d= Allof these

In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Description : In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Last Answer : All inputs must be low.

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Description : A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Last Answer : . One or the other of the inputs must be HIGH, but not both at the same time.

What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Description : What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Last Answer : OR gate.

When A = 0., B = 0, C = 1 then in two input logic gate we get gate

Description :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

Last Answer :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate NAND gate

What is Universal Logic Gate ?

Description : What is Universal Logic Gate ?

Last Answer : AND, OR and NOT These three gates are called basic gates. Again, it is possible to make any logic circuit by combining these three gates. However, it is possible to create any circuit only with NAND ... gates only with NOR Gate . Hence NAND and NOR Gate are known as Universal Gate or Universal Gate.

What is a logic gate ?

Description : What is a logic gate ?

Last Answer : Logic Gate When a number or sum can be governed by a specific rule , that rule is called logic. And all circuits that are designed based on these logical principles that have one or more inputs ... relay machine. In modern IC (integrated circuit) technology all kinds of digital gates are made as IC.

What is the function of logic gate ?

Description : What is the function of logic gate ?

Last Answer : Signals can be exchanged through binary arithmetic solutions.

What are the requirements of logic gate ?

Description : What are the requirements of logic gate ?

Last Answer : Boolean algebra solutions and logic gates are needed to perform various computer functions.

What values are found in the output of the logic gate ?

Description : What values are found in the output of the logic gate ?

Last Answer : 0 or 1 value is found in the output of the logic gate .

OR Logic Gate

Description : OR Logic Gate

Last Answer : Thulna can be done with electric parallel bar.

What is Logic Gate ?

Description : What is Logic Gate ?

Last Answer : Logic gates are digital circuits that circulate logical signals.