Which functions are performed by CU: a. Data exchange b/w CPU and memory or I/O modules b. External operations c. Internal operations inside CPU d Botha&c

Which functions are performed by CU:

a. Data exchange b/w CPU and memory or I/O modules
b. External operations
c. Internal operations inside CPU
d Botha&c
by

1 Answer

Answer :

d Botha&c
by

Related questions

___is the data paths link CPU registers with memory or I/O modules. a. External data paths b. Internal data paths c. Boreal data paths d. Exchange data paths

Description : ___is the data paths link CPU registers with memory or I/O modules. a. External data paths b. Internal data paths c. Boreal data paths d. Exchange data paths

Last Answer : a. External data paths

Which are internal operations inside CPU: a. Data transfer b/w registers b. Instructing ALU to operate data c. Regulation of other internal operations d. All of these

Description : Which are internal operations inside CPU: a. Data transfer b/w registers b. Instructing ALU to operate data c. Regulation of other internal operations d. All of these

Last Answer : d. All of these

__is data paths there is movement of data from one register to another or b/w ALU and a register. a. External b. Boreal c. Internal d. Exchange

Description : __is data paths there is movement of data from one register to another or b/w ALU and a register. a. External b. Boreal c. Internal d. Exchange

Last Answer : c. Internal

__is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Description : __is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Last Answer : d. Instruction cycle

Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Description : Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Last Answer : d. = Allof these

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Before checking the program for errors in translating code into machine language the high level language code is loaded into __ a. Register b. Memory c. Data d. CPU

Description : Before checking the program for errors in translating code into machine language the high level language code is loaded into __ a. Register b. Memory c. Data d. CPU

Last Answer : b. Memory

Control memory is part of __ that has addressable storage registers and used as temporary storage for data. a. ROM b. RAM c. CPU d. Memory

Description : Control memory is part of __ that has addressable storage registers and used as temporary storage for data. a. ROM b. RAM c. CPU d. Memory

Last Answer : b. RAM

Which memory is used to copy instructions or data currently used by CPU: a. Main memory b. Secondary memory c. Cache memory d. None of these

Description : Which memory is used to copy instructions or data currently used by CPU: a. Main memory b. Secondary memory c. Cache memory d. None of these

Last Answer : c. Cache memory

Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Description : Instruction formats contains the memory address of the a. Memory data b. Main memory Cc. CPU d. ALU

Last Answer : b. Main memory

Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Description : Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Last Answer : g. Allof these

In conversion to reverse polish notation the __and__ operations are performed at the end. a. Addand subtract b Subtract and multiplication 9 Multiplication and subtract a All of these

Description : In conversion to reverse polish notation the __and__ operations are performed at the end. a. Addand subtract b Subtract and multiplication 9 Multiplication and subtract a All of these

Last Answer : a. Addand subtract

is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Description : is an external hardware event which causes the CPU to interrupt the current instruction sequence: a. Input interrupt b. Output interrupt c. Both d. None of these

Last Answer : c. Both

address is provided by linker to modules linked together that starting from. | a. Absolute and 0 b. Relative and 0 c. Relative and 1 d. Relative and 3

Description : address is provided by linker to modules linked together that starting from. | a. Absolute and 0 b. Relative and 0 c. Relative and 1 d. Relative and 3

Last Answer : b. Relative and 0

How many paths taken by movement of data in CU: a. 3 b 64 c. 5 d 2

Description : How many paths taken by movement of data in CU: a. 3 b 64 c. 5 d 2

Last Answer : d 2

Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Description : Which memory is assembled between main memory and CPU: a. Primary memory b. Cache memory Cc. Botha & b d. None of these

Last Answer : b. Cache memory

specify where to get the source and destination operands for the operation specified by the a. Operand fields and opcode b. Opcode and operand c. Source and destination d. Cpu and memory

Description : specify where to get the source and destination operands for the operation specified by the a. Operand fields and opcode b. Opcode and operand c. Source and destination d. Cpu and memory

Last Answer : a. Operand fields and opcode

sis given an instruction in machine language this instruction is fetched from the memory by the CPU to execute: a. ALU b. CPU c. MU d. All of these

Description : sis given an instruction in machine language this instruction is fetched from the memory by the CPU to execute: a. ALU b. CPU c. MU d. All of these

Last Answer : b. CPU

In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

Cache memory is located between main memory and : a. CPU b. Memory c. Botha &b d. None of these

Description : Cache memory is located between main memory and : a. CPU b. Memory c. Botha &b d. None of these

Last Answer : a. CPU

___uses the stack to store return address of subroutine: a. CPU b. Microprocessor c. register d. memory

Description : ___uses the stack to store return address of subroutine: a. CPU b. Microprocessor c. register d. memory

Last Answer : b. Microprocessor

The extent nesting in subroutine is limited only by: a. Number of available Stack locations b. Number of available Addressing locations c. Number of available CPU locations d. Number of available Memory locations

Description : The extent nesting in subroutine is limited only by: a. Number of available Stack locations b. Number of available Addressing locations c. Number of available CPU locations d. Number of available Memory locations

Last Answer : a. Number of available Stack locations

The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Description : The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Last Answer : a. CPU

What are 2 advantages of cache memory: a. Reduction of average access time for CPU memory b. Reduction of bandwidth of available memory of CPU c. Botha&b d. None of these

Description : What are 2 advantages of cache memory: a. Reduction of average access time for CPU memory b. Reduction of bandwidth of available memory of CPU c. Botha&b d. None of these

Last Answer : c. Botha&b

function select takes op code in IR translating to function of ALU and it may be compact binary code or one line per ALU: a ALU b CPU c. Memory d. Cache

Description : function select takes op code in IR translating to function of ALU and it may be compact binary code or one line per ALU: a ALU b CPU c. Memory d. Cache

Last Answer : a ALU

A stack in a digital computer isa partofthe_ ALU CPU a. b. c. Memory unit d None of these

Description : A stack in a digital computer isa partofthe_ ALU CPU a. b. c. Memory unit d None of these

Last Answer : c. Memory unit

Which operations are used for addition, subtraction, increment, decrement and complement function: a. Bus b. Memory transfer c. Arithmetic operation d. Allof these

Description : Which operations are used for addition, subtraction, increment, decrement and complement function: a. Bus b. Memory transfer c. Arithmetic operation d. Allof these

Last Answer : d. Allof these

Which is the most important component of a digit computer that interprets the instruction and processes the data contained in computer programs: MU b. ALU c. CPU d. PC

Description : Which is the most important component of a digit computer that interprets the instruction and processes the data contained in computer programs: MU b. ALU c. CPU d. PC

Last Answer : c. CPU

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

is just like a circular array: a. Data b. Register c. ALU d. CPU

Description : is just like a circular array: a. Data b. Register c. ALU d. CPU

Last Answer : b. Register

Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Description : Which is an important data transfer technique . a. CPU b. DMA Cc. CAD d. None of these

Last Answer : b. DMA

is dependent on instruction type in CU: a. Jump b. Branch c. NextPC d. All of these

Description : is dependent on instruction type in CU: a. Jump b. Branch c. NextPC d. All of these

Last Answer : d. All of these

Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Description : Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Last Answer : a. Progrmmable Logic Array

Which bus connects all the internal components of a computer such as CPU and memory to the main board(motherboard)? A. Expansion Bus B. External Bus C. Internal Bus D. None of the Above

Description : Which bus connects all the internal components of a computer such as CPU and memory to the main board(motherboard)? A. Expansion Bus B. External Bus C. Internal Bus D. None of the Above

Last Answer : C. Internal Bus

Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text and symbols: a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text ... : a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Description : Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Last Answer : b. Instruction cycle

Which part work as a the brain of the computer and performs most of the calculation: a. MU b. PC c. ALU d. CPU

Description : Which part work as a the brain of the computer and performs most of the calculation: a. MU b. PC c. ALU d. CPU

Last Answer : d. CPU

How many major component make up the CPU: a 4 b 3 c. 6 d 8

Description : How many major component make up the CPU: a 4 b 3 c. 6 d 8

Last Answer : b 3

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Description : Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Last Answer : c. CPU

five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Description : five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Last Answer : ec ALU

Which are contains one or more register that may be referenced by machine instruction: a. Input b. Output c. CPU d. ALU

Description : Which are contains one or more register that may be referenced by machine instruction: a. Input b. Output c. CPU d. ALU

Last Answer : c. CPU

The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Description : The instruction set can have variable-length instruction format primarily due to: a. Varying number of operands b. Varying length of opcodes in some CPU ce. Both d. None

Last Answer : ce. Both

If internal subroutine is called global data is used to pass values defining parameters between __ program and defined | a. Main and subroutine b. Local and subroutine c. Global and subroutine d. Global and main

Description : If internal subroutine is called global data is used to pass values defining parameters between __ program and defined | a. Main and subroutine b. Local and subroutine c. Global and subroutine d. Global and main

Last Answer : a. Main and subroutine

Which addition is performed in the same manner as decimal addition: a. Binary b. Decimal c. Both d. None of these

Description : Which addition is performed in the same manner as decimal addition: a. Binary b. Decimal c. Both d. None of these

Last Answer : a. Binary

Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Description : Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Last Answer : a. Logical micro operation

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

In post —indexing the indexing is performed a Before the indirection b. After the indirection c Same time indirection d. — Allof these

Description : In post —indexing the indexing is performed a Before the indirection b. After the indirection c Same time indirection d. — Allof these

Last Answer : b. After the indirection

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read