How many AND gates are required to realize Y = CD+EF+G
 (A) 4 (B) 5
(C) 3 (D) 2

2 Answers

Answer :

Ans: D
 To realize Y = CD + EF + G
 Two AND gates are required (for CD & EF).

Answer :

2

Related questions

Description : How many two-input AND and OR gates are required to realize Y=CD+EF+G (A) 2,2. (B) 2,3. (C) 3,3. (D) none of these.

Last Answer : Ans: A Y=CD+EF+G Number of two input AND gates=2 Number of two input OR gates = 2 One OR gate to OR CD and EF and next to OR of G & output of first OR gate.

Description : How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB (A) 1, 1 (B) 4, 2 (C) 3, 2 (D) 2, 3

Last Answer : Ans: A There are three product terms, so three AND gates of two inputs are required. As only two input OR gates are available, so two OR gates are required to get the logical sum of three product terms.

Description : The result of adding hexadecimal number A6 to 3A is (A) DD. (B) E0. (C) F0. (D) EF.

Last Answer : (B) E0.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

Description : Which of following are known as universal gates (A) NAND & NOR. (B) AND & OR. (C) XOR & OR. (D) None.

Last Answer : Ans: A NAND & NOR are known as universal gates, because any digital circuit can be realized completely by using either of these two gates.

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

Description : How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Last Answer : 5

Description : How many address bits are required to represent 4K memory (A) 5 bits. (B) 12 bits. (C) 8 bits. (D) 10 bits.

Last Answer : (B) 12 bits.

Description : How many flip-flops are required to construct mod 30 counter (A) 5 (B) 6 (C) 4 (D) 8

Last Answer : (A) 5

Description : How many Flip-Flops are required for mod–16 counter? (A) 5 (B) 6 (C) 3 (D) 4

Last Answer : (D) 4

Description : How many address bits are required to represent a 32 K memory (A) 10 bits. (B) 12 bits. (C) 14 bits. (D) 16 bits.

Last Answer : (D) 16 bits.

Description : How many flip flops are required to construct a decade counter (A) 10 (B) 3 (C) 4 (D) 2

Last Answer : Ans: C Decade counter counts 10 states from 0 to 9 ( i.e. from 0000 to 1001 ) Thus four FlipFlop's are required.

Description : Words having 8-bits are to be stored into computer memory. The number of lines required for writing into memory are (A) 1. (B) 2. (C) 4. (D) 8.

Last Answer : Ans: D Because 8-bit words required 8 bit data lines.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

Description : When simplified with Boolean Algebra (x + y)(x + z) simplifies to (A) x (B) x + x(y + z) (C) x(1 + yz) (D) x + yz

Last Answer : Ans: D When simplified with Boolean Algebra (x + y)(x + z) simplifies to x + yz [(x + y) (x + z)] = xx + xz + xy + yz = x + xz + xy + yz (Qxx = x) = x(1+z) + xy + yz = x + xy + yz {Q(1+z) = 1} = x(1 + y) + yz = x + yz {Q(1+y) = 1}]

Description : Let R be the rectangular window against which the lines are to be clipped using 2D Sutherland-Cohen line clipping algorithm. The rectangular window has lower left-hand corner at (-5,1) and upper righthand corner at (3,7). ... s) is/are candidate for clipping? (A) AB (B) CD (C) EF (D) AB and CD

Last Answer : (D) AB and CD

Description : EF is the transversal to two parallel lines AB and CD. GM and HL are the bisector of the corresponding angles EGB and EHD.Prove that GL parallel to HL. -Maths 9th

Last Answer : AB || CD and a transversal EF intersects them ∴ ∠EGB = ∠GHD ( Corresponding Angles) ⇒ 2 ∠EGM = 2 ∠GHL ∵ GM and HL are the bisectors of ∠EGB and ∠EHD respectively. ⇒ ∠EGM = ∠GHL But these angles form a pair of equal corresponding angles for lines GM and HL and transversal EF. ∴ GM || HL.

Description : ABCD is a square. E and F are respectively the mid - points of BC and CD. If R is the mid point of EF. -Maths 9th

Last Answer : Since R is the mid point of EF . ∴ AR is the median in △AEF. As, a median of a triangle divides it into two triangles of equal area . ∴ ar(△AER) = ar(△AFR)

Description : EF is the transversal to two parallel lines AB and CD. GM and HL are the bisector of the corresponding angles EGB and EHD.Prove that GL parallel to HL. -Maths 9th

Last Answer : AB || CD and a transversal EF intersects them ∴ ∠EGB = ∠GHD ( Corresponding Angles) ⇒ 2 ∠EGM = 2 ∠GHL ∵ GM and HL are the bisectors of ∠EGB and ∠EHD respectively. ⇒ ∠EGM = ∠GHL But these angles form a pair of equal corresponding angles for lines GM and HL and transversal EF. ∴ GM || HL.

Description : ABCD is a square. E and F are respectively the mid - points of BC and CD. If R is the mid point of EF. -Maths 9th

Last Answer : Since R is the mid point of EF . ∴ AR is the median in △AEF. As, a median of a triangle divides it into two triangles of equal area . ∴ ar(△AER) = ar(△AFR)

Description : In Fig. 6.20, find x if AB| |CD| |EF. -Maths 9th

Last Answer : Solution :-

Description : E and F are respectively the mid-points of the non-parallel sides AD and BC of a trapezium ABCD. Prove that EF||AB and EF = 1/2 (AB +CD). -Maths 9th

Last Answer : Solution :-

Description : Find the back bearing of the following lines having fore bearing as given below: (i) PQ = N 55° 0' E (ii) EF == 280° 0' (iii) CD = S 58° 30' W (iv) OM= 180° 0'

Last Answer : i) F.B OF PQ = N 55°0 ’ E  B.B Of PQ = S 55°0 ’W  ii) F.B. Of EF = 280°0 ’   B.B OF EF = F.B -180°= 280°0 ’ -180° = 100°0 ’  iii) F.B OF CD = S 58°30’W  B.B OF CD = N 58°30’ E  iv) F.B OF GH = 180°  B.B OF GH = F.B -180°=180°-180°= 0°

Description : Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

Last Answer : Which of the following gates can be used to realize all possible combinational logic functions?  (i) OR gate (ii) NOR gate (iii) Exclusive OR gate (iv) NAND gate (v) AND gate  (A) (iii), (iv) and (v)  (B) (i), (iii) and (iv)  (C) (ii) and (iv)  (D) (i) and (v)

Description : Convert the decimal number 10.5 to binary. 92) A) 1100.1000 B) 1010.0101 C) 1010.1000 D) 1011.1000

Last Answer : C) 1010.1000

Description : What is the decimal value of 2-1? 33) A) 0.1 B) 0.25 C) 0.5 D) 0.05

Last Answer : C) 0.5

Description : What is the decimal value of 2-2? 11) A) 0.5 B) 0.125 C) 0.2 D) 0.25

Last Answer : D) 0.25

Description : Convert octal 54 to decimal. 5) A) 6410 B) 5810 C) 7610 D) 4410

Last Answer : D) 4410

Description : How many select lines will a 32:1 multiplexer will have (A) 5. (B) 8. (C) 9. (D) 11.

Last Answer : (A) 5.

Description : The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Last Answer : Ans: D CMOS logic low level is 0 volts approx.

Description : The number of control lines for 32 to 1 multiplexer is (A) 4. (B) 5. (C) 16. (D) 6.

Last Answer : Ans: B The number of control lines for 32 (2^5) and to select one input among them total 5 select lines are required.

Description : The number of control lines for 16 to 1 multiplexer is (A) 2. (B) 4. (C) 3. (D) 5.

Last Answer : (B) 4.

Description : How many select lines will a 16 to 1 multiplexer will have (A) 4 (B) 3 (C) 5 (D) 1

Last Answer : (A) 4

Description : If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Last Answer : (D) 12.5 Hz.

Description : A ring counter consisting of five Flip-Flops will have (A) 5 states (B) 10 states (C) 32 states (D) Infinite states.

Last Answer : Ans: A A ring counter consisting of Five Flip-Flops will have 5 states.

Description : The number of control lines for a 8 – to – 1 multiplexer is (A) 2 (B) 3 (C) 4 (D) 5

Last Answer : Ans: B The number of control lines for an 8 to 1 Multiplexer is 3 (The control signals are used to steer any one of the 8 inputs to the output)

Description : The reverse polish notation equivalent to the infix expression ((A + B) * C + D)/(E + F + G) (A) A B + C * D + EF + G + / (B) A B + C D * + E F + G + / (C) A B + C * D + E F G + +/ (D) A B + C * D + E + F G + /

Last Answer : (A) A B + C * D + EF + G + /

Description : Convert the following infix expression into its equivalent post fix expression (A + B^ D) / (E – F) + G (A) ABD^ + EF – / G+ (B) ABD + ^EF – / G+ (C) ABD + ^EF / – G+ (D) ABD^ + EF / – G+

Last Answer : (A + B^ D) / (E – F) + G

Description : Define Asynchronous sequential circuit?

Last Answer : In asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

Description : Define synchronous sequential circuit

Last Answer : In synchronous sequential circuits, signals can affect the memory elements only at discrete instant of time.

Description : What are the different types of shift type?

Last Answer : There are five types. They are, Serial In Serial Out Shift Register Serial In Parallel Out Shift Register Parallel In Serial Out Shift Register Parallel In Parallel Out Shift Register Bidirectional Shift Register

Description : Define shift registers.

Last Answer : The binary information in a register can be moved from stage to stage within the register or into or out of the register upon application of clock ... arithmetic and logic operations used in microprocessors. This gives rise to group of registers called shift registers.

Description : Define registers.

Last Answer : A register is a group of flip-flops flip-flop can store one bit information. So an n-bit register has a group of n flip-flops and is capable of storing any binary information/number containing n-bits.

Description : What is a master-slave flip-flop?

Last Answer : A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive ... negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

Description : Define race around condition.

Last Answer : In JK flip-flop output is fed back to the input. Therefore change in the output results change in the input. Due to this in the positive half of the clock pulse if both J and K are high then output toggles continuously. This condition iscalled ‘race around condition’.

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

Description : What are the different types of flip-flop?

Last Answer : There are various types of flip flops. Some of them are mentioned below they are, RS flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop