Sample -and -hold circuits in ADCs are designed to : - a) sample and hold the output of the binary counter during the conversion process b) stabilize theAD Cs threshold c) voltage during the conversion process stabilize the input analog d) signal during the conversion process sample and hold the ADC staircase waveform during the conversion process

1 Answer

Answer :

Sample -and -hold circuits in ADCs are designed to : - voltage during the conversion process stabilize the input analog 

Related questions

Description : Wagner's earth devices are used in AC bridge circuits for (a) Eliminating the effect of earth capacitances (b) Eliminating the effect of intercomponent capacitances (c) Eliminating the effect of stray electrostatic fields (d) Shielding the bridge elements

Last Answer : Wagner's earth devices are used in AC bridge circuits for Eliminating the effect of earth capacitances

Description : Where are the successive approximation type ADC’s used?

Last Answer : The Successive approximation ADCs are used in applications such as data loggers & instrumentation where conversion speed is important.

Description : What are the main advantages of integrating type ADCs?

Last Answer : a. The integrating type of ADC’s do not need a sample/Hold circuit at the input. b. It is possible to transmit frequency even in noisy environment or in an isolated form.

Description : List out the direct type ADCs.

Last Answer : 1. Flash (comparator) type converter 2. Counter type converter 3. Tracking or servo converter 4. Successive approximation type converter

Description : List the broad classification of ADCs.

Last Answer : 1. Direct type ADC. 2. Integrating type ADC.

Description : List the types of ADCs. Explain working principle of any one type of ADC.

Last Answer : Types : 1. Successive approximation type A/D converter or Potentiometric type 2.Voltage to time or ramp type A/D converter 3.Voltage to frequency or integrating type A/D converter 4.Dual ... analog voltage and reference voltage are converted to ramp signals of different slopes by the integrator.

Description : Time delayed or delayed action-type fuses are designed to _____________. A. prevent grounds in branch circuits B. prevent opens in motor circuits C. permit momentary overloads without melting D. guard lighting and electronic circuits

Last Answer : Answer: C

Description : In electronic circuits, what name is given to a frequency discriminating network designed to select or pass certain bands of frequencies with low attenuation and cause very high attenuation to other frequencies?

Last Answer : ANSWER: FILTER

Description : One of the following is a possible cause of an abrupt frequency variation in a self exited transmitter oscillator circuits resulting to a poor frequency stability to hold a constant frequency ... capacitor in the oscillator D. Loose connections in the oscillator, amplifier, or antenna circuits.

Last Answer : D. Loose connections in the oscillator, amplifier, or antenna circuits.

Description : What happens to reflected energy that enters a directional coupler that is designed to sample incident energy?

Last Answer : . The reflected energy adds at the absorbent material and is absorbed.

Description : in a directional coupler that is designed to sample the incident energy, what happens to the two portions of the wavefront when they arrive at the pickup probe?

Last Answer : The wavefront portions add.

Description : Type of PCM which is designed to take advantage of the sample-to-sample redundancies in the typical speech waveform

Last Answer : Differential PCM

Description : Define sample period and hold period.

Last Answer : The time during which the voltage across the capacitor in sample and hold circuit is equal to the input voltage is called sample period.The time period during which the voltage across the capacitor is held constant is called hold period. 

Description : What is a sample and hold circuit? Where it is used?

Last Answer : A sample and hold circuit is one which samples an input signal and holds on to its last sampled value until the input is sampled again. This circuit is mainly used in digital interfacing, analog to digital systems, and pulse code modulation systems.

Description : Explain the function of sample and hold circuit by using op-amp.

Last Answer : sample and hold circuit by using op-amp The n-channel MOSFET is driven by a control voltage VC acts as a switch. The control voltage VC is applied to the gate of the MOSFET ... called sample period. The time period during which the voltage across capacitor is constant is called Hold period.

Description : Define Sample and hold period with reference to S/H circuit.

Last Answer : Sample Period:- The time period during which the voltage across the capacitor is equal to the input voltage is called sample period. Hold Period:- The time period during which the voltage across the capacitor is constant is called hold period.

Last Answer : Sample and hold circuit is the important part of data converters (ADC and DAC). Sample and hold circuit is also called as track-and-hold circuit. Sample and hold circuit is use for sampling ... some time. Sample and hold circuit basically uses an analogue switch (like JFET) and capacitor.

Last Answer : Sample-and-hold circuit is a device with a mode control switch that causes reading the input at the instance of the trigger and maintaining that value until the next trigger pulse.

Description : A fabric band, cord or chain designed to hold draperies back on each side from the center of the window a. Shirred Curtains b. Priscilla Curtains c. Tieback Curtains d. Casement Curtains

Last Answer : c. Tieback Curtains

Description : Which one of the following frequency meter is suitable for measuring radio frequency?   (a) Vibrating reed frequency meter (b) Weston frequency meter (c) Electrical resonance frequency meter (d) Heterodyne frequency meter 

Last Answer : Which one of the following frequency meter is suitable for measuring radio frequency?   (a) Vibrating reed frequency meter (b) Weston frequency meter (c) Electrical resonance frequency meter (d) Heterodyne frequency meter 

Description : Which of the following factors limit the deflection of the pointer of a PMMC instrument of about 90o?  1. Its damping mechanism  2. Linearity of magnetic field in which the coil moves  3. Control spring arrangement  4. ... Only 1 and 3 (b) Only 2 and 4 (c) Only 2 and 3 (d) Only 1 and 4 

Last Answer : Which of the following factors limit the deflection of the pointer of a PMMC instrument of about 90o?  1. Its damping mechanism  2. Linearity of magnetic field in which the coil moves  3. Control spring arrangement  4. ... Only 1 and 3 (b) Only 2 and 4 (c) Only 2 and 3 (d) Only 1 and 4 

Description : Torque/weight ratio of an instrument indicates   (a) Selectivity (b) Accuracy (c) Fidelity (d) Sensitivity

Last Answer : Torque/weight ratio of an instrument indicates Sensitivity

Description : Loading effect is principally caused by instruments   (a) High resistance (b) Low sensitivity (c) High sensitivity (d) High range

Last Answer : B

Description : Thermocouple instruments can be used for a frequency range upto   (a) 100Hz (b) 5000 Hz (c) 1 MHz (d) 50 MHz and above 

Last Answer : Thermocouple instruments can be used for a frequency range upto 50 MHz and above 

Description : In a single phase induction energy meter, in order to obtain true value of energy, the shunt magnetic flux should lag behind the applied voltage by   (a) 90o (b) 0o (c) 45o (d) 60o

Last Answer : In a single phase induction energy meter, in order to obtain true value of energy, the shunt magnetic flux should lag behind the applied voltage by 90o

Description : Gearing, blacklash, friction between moving parts and scale accuracies are generally known as  (a) Instrument errors (b) Interference errors (c) Calibration errors (d) Interaction errors

Last Answer : Gearing, blacklash, friction between moving parts and scale accuracies are generally known as Instrument errors

Description : If the distance of screen from a CRT to center of deflection plates is 15 cm, the length of deflection plates is 2 cm, the distance between the plates is 1 cm and accelerating voltage is 500 V, deflection sensitivity is   (a) 33.2 V/cm (b) 0.03 cm/V (c) 66.4 V/cm (d) 0.015 cm/V

Last Answer : If the distance of screen from a CRT to center of deflection plates is 15 cm, the length of deflection plates is 2 cm, the distance between the plates is 1 cm and accelerating voltage is 500 V, deflection sensitivity is 0.03 cm/V

Description : The disc of a single phase Induction-type energy meter makes 60 revolutions in 6 minutes. Meter Constant is 1200 rev/kWh. Power consumption in the load is (A) 1.2 kW (B) 1 kW (C) 600 W (D) 500 W

Last Answer : The disc of a single phase Induction-type energy meter makes 60 revolutions in 6 minutes. Meter Constant is 1200 rev/kWh. Power consumption in the load is 500 W

Description : The potential coil of a single phase dynamometer wattmeter has 4840 Ohm resistance. Voltage across the load is 220 V. With the potential coil connected on the load side, the meter indicates 100 W. Approximate percentage error due to wattmeter connection is (A) 11% (B) 9% (C) 1.1% (D) 3%

Last Answer : The potential coil of a single phase dynamometer wattmeter has 4840 Ohm resistance. Voltage across the load is 220 V. With the potential coil connected on the load side, the meter indicates 100 W. Approximate percentage error due to wattmeter connection is 11%

Description : If stator field is rotating in clockwise direction rotor rotates in (A) any direction (B) cannot predict (C) anticlockwise (D) clockwise 

Last Answer : If stator field is rotating in clockwise direction rotor rotates in clockwise 

Description : What is the line current of a circuit when the current transformer of 1000 : 5 rating measures 4 amp? (A) 5000 amp (B) 1000 amp (C) 400 amp (D) 800 amp 

Last Answer : What is the line current of a circuit when the current transformer of 1000 : 5 rating measures 4 amp? (A) 5000 amp (B) 1000 amp (C) 400 amp (D) 800 amp 

Description : What is the vector location of TRAP interrupt? (A) 0000 h (B) 0008 h (C) 0014 h (D) 0024 h

Last Answer : What is the vector location of TRAP interrupt?  0024 h

Description : An amplifier has a voltage gain of 50; this gain in dB will be (A) 34 dB (B) 68 dB (C) 41 dB (D) 14 dB 

Last Answer : An amplifier has a voltage gain of 50; this gain in dB will be 34 dB

Description : Converter is a device for transforming (A) ac to dc (B) dc to dc (C) dc to ac (D) ac to ac

Last Answer : Converter is a device for transforming ac to ac

Description : The input frequency is 50 Hz. The ripple frequency in a 12 phase full wave rectifier is (A) 1200 Hz (B) 600 Hz (C) 100 Hz (D) 50 Hz 

Last Answer : The input frequency is 50 Hz. The ripple frequency in a 12 phase full wave rectifier is 1200 Hz

Description : The grid in triodes is made in the form of (A) mesh (B) metal strip (C) metallic cylinder (D) single filament wire 

Last Answer : The grid in triodes is made in the form of mesh

Description : The 555 timer can be used in which of the following configurations ?  a) astable, monostable b) monostable, bistable c) astable, toggled d) bistable, tristable

Last Answer : The 555 timer can be used in astable, monostable configurations.

Description : The dc current through each diode in a bridge rectifier equals : - a) the load current b) half the dc load current c) twice the dc load current d) one-fourth the dc load current

Last Answer : The dc current through each diode in a bridge rectifier equals : - the load current

Description : Intrinsic semiconductor material is characterized by a valence shell of how many electrons? a) 1 b) 2 c) 4 d) 6

Last Answer : Intrinsic semiconductor material is characterized by a valence shell of 4 electrons.

Description : Base 10 refers to which number system? a) binary coded decimal b) decimal c) octal d) hexadecimal

Last Answer : Base 10 refers to decimal number system.

Description : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

Last Answer : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - NOR or NAND gates

Description : A zero -level detector is a - a) comparator with a sine wave output b) comparator with a trip point referenced to zero c) peak detector d) limiter

Last Answer : A zero -level detector is a - comparator with a trip point referenced to zero

Description : A single transistor can be used to build which of the following digital logic gates : - a) AND gates b) OR gates c) NOT gates d) NAND gates

Last Answer : a

Description : The maximum phase lead is contributed by a phase lead network at: - a) mid corner frequency b) lower corner frequency c) upper corner frequency d) phase corner frequency

Last Answer : The maximum phase lead is contributed by a phase lead network at: -  mid corner frequency

Description : With a 12 V supply, a silicon diode, and a 370 - ohm resistor in series, what voltage will be dropped across the diode? a) 0.3V b) 0.7V c) 0.9V d) 1.4V

Last Answer : 0.7V

Description : Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading ... on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

Last Answer : Which of the following describes the operation of a positive edge - triggered D -type flip-flop?   the output will follow the input on the leading edge of the clock

Description : The polarity of induced voltage while a field is collapsing is : - a) independent of the force creating the field b) opposite to the force creating c) the field identical to the force creating d) the field present only if the force is stationary

Last Answer : The polarity of induced voltage while a field is collapsing is : - opposite to the force creating

Description : The basic logic gate whose output is the complement of the input is the: - a) OR gate b) AND gate c) inverter d) comparator

Last Answer : The basic logic gate whose output is the complement of the input is the: -  inverter

Description : The output of an AND gate with three inputs, A, B and C, is HIGH when __________. a) A=1,B=1,C=0 b) A= 0,B= 0,C= 0 ' c) A=1,B=1,C=1 d) A=1,B= 0,C= 1

Last Answer : Sahara theme port n a n d Gate if two input Array Logic 0 the output is dash

Description : Convert hexadecimal value 16 to decimal: - a) 2210 b) 1610 c) 1010 d) 2010

Last Answer : Convert hexadecimal value 16 to decimal: - 2210