The information is transferred from the_____ and ____ specified register: a. MDR b. CPU c. Both A and B

The information is transferred from the_____ and ____ specified register: a. MDR
b. CPU
c. Both A and B
by

1 Answer

Answer :

c. Both A and B
by

Related questions

The information on the data bus is transferred to the ______register: a. MOC b. MDR c. VAM d. CPU

Description : The information on the data bus is transferred to the ______register: a. MOC b. MDR c. VAM d. CPU

Last Answer : b. MDR

Which register is used to communicate with memory: a. MAR b. MDR c. Both A and B d. None of these

Description : Which register is used to communicate with memory: a. MAR b. MDR c. Both A and B d. None of these

Last Answer : c. Both A and B

The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Description : The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Last Answer : a. Address bus

Which register is connected to the memory by way of the address bus: a. MAR b. MDR c. SAM d. None of these

Description : Which register is connected to the memory by way of the address bus: a. MAR b. MDR c. SAM d. None of these

Last Answer : a. MAR

MDR stands for: a. Memory data register b. Memory data recode c. Micro data register d. None of these

Description : MDR stands for: a. Memory data register b. Memory data recode c. Micro data register d. None of these

Last Answer : a. Memory data register

The ____ place the data from a register onto the data bus: a. CPU b. ALU c. Both A and B d. None of these

Description : The ____ place the data from a register onto the data bus: a. CPU b. ALU c. Both A and B d. None of these

Last Answer : a. CPU

The value memvar must be transferred to the ___: a. Computer b. CPU c. Both A and B d. None of these

Description : The value memvar must be transferred to the ___: a. Computer b. CPU c. Both A and B d. None of these

Last Answer : b. CPU

ED stands for: a. Enable MRD b. Enable MDR c. Both a and b d. None of these

Description : ED stands for: a. Enable MRD b. Enable MDR c. Both a and b d. None of these

Last Answer : b. Enable MDR

The fourth generation of microprocessor came really as a soon boon to the_____: a. Computing environment b. Processing environment c. Hot environment d. All of these

Description : The fourth generation of microprocessor came really as a soon boon to the_____: a. Computing environment b. Processing environment c. Hot environment d. All of these

Last Answer : a. Computing environment

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Description : The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Last Answer : e. all of the above

Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Description : Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Last Answer : b. Memory

The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Description : The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Last Answer : b. Write

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

MDR(Memory Data Register) holds the --- 1) Segment number 2) Address of a memory location 3) Number of transistors 4) none of these

Description : MDR(Memory Data Register) holds the --- 1) Segment number 2) Address of a memory location 3) Number of transistors 4) none of these

Last Answer : 3) Number of transistors

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Which process information at a much faster rate than it can retrieve it from memory: a. ALU b. Processor c. Microprocessor d. CPU

Description : Which process information at a much faster rate than it can retrieve it from memory: a. ALU b. Processor c. Microprocessor d. CPU

Last Answer : d. CPU

What is the responsibility of the logical unit in the CPU of a computer? a. To produce result b. To compare numbers c. To control flow of information d. To do math’s works

Description : What is the responsibility of the logical unit in the CPU of a computer? a. To produce result b. To compare numbers c. To control flow of information d. To do math’s works

Last Answer : b. To compare numbers

A/n …. Device is any device that provides information, which is sent to the CPU a. Input b. Output c. CPU d. Memory

Description : A/n …. Device is any device that provides information, which is sent to the CPU a. Input b. Output c. CPU d. Memory

Last Answer : a. Input

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : d. Process description

a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of the ventricles. c. The end of T wave marks the

Description : a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of the ventricles. c. The end of T wave marks the

Last Answer : a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of ... The end of T wave marks the end of _____

a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of the ventricles. c. The end of T wave marks the

Description : a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of the ventricles. c. The end of T wave marks the

Last Answer : a. The P wave represent the electrical excitation of the_____ b. The QRS complex represents the ____ of ... The end of T wave marks the end of _____

Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Description : Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Description : The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Last Answer : a. Read

The upper red arrow show that CPU sends out the control signals____ and _____ indicate the data is read from the memory: a. Memory request b. Read c. Both A and B d. None of these

Description : The upper red arrow show that CPU sends out the control signals____ and _____ indicate the data is read from the memory: a. Memory request b. Read c. Both A and B d. None of these

Last Answer : c. Both A and B

Which is the important part of a combinational logic block: a. Index register b. Barrel shifter c. Both a & b d. None of these

Description : Which is the important part of a combinational logic block: a. Index register b. Barrel shifter c. Both a & b d. None of these

Last Answer : b. Barrel shifter

The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Description : The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Last Answer : a. Stack pointer register

In which register instruction is decoded prepared and ultimately executed: a. Instruction register b. Current register c. Both a and b d. None of these

Description : In which register instruction is decoded prepared and ultimately executed: a. Instruction register b. Current register c. Both a and b d. None of these

Last Answer : a. Instruction register

_______ Stores the instruction currently being executed: a. Instruction register b. Current register c. Both a and b d. None of these

Description : _______ Stores the instruction currently being executed: a. Instruction register b. Current register c. Both a and b d. None of these

Last Answer : a. Instruction register

PC’s use____ based on this architecture: a. CPU b. ALU c. MU

Description : PC’s use____ based on this architecture: a. CPU b. ALU c. MU

Last Answer : a. CPU

A computer which has the microprocessor as______ is called as a microcomputer: a. CPU b. ALU c. RU

Description : A computer which has the microprocessor as______ is called as a microcomputer: a. CPU b. ALU c. RU

Last Answer : a. CPU

Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Description : Microprocessor is fabricated on single chip using: a. MOS b. ALU c. CPU d. All of these

Last Answer : a. MOS

Which is the components of computer: a. System Bus b. CPU c. Memory Unit d. All of these

Description : Which is the components of computer: a. System Bus b. CPU c. Memory Unit d. All of these

Last Answer : d. All of these

What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

Description : What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

Last Answer : b. to store program instruction

CPU does not perform the operation a. data transfer b. logic operation c. arithmetic operation d. all of above

Description : CPU does not perform the operation a. data transfer b. logic operation c. arithmetic operation d. all of above

Last Answer : b. logic operation

Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Description : Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Last Answer : c. CPU chip

The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Description : Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Last Answer : a. A device which is not connected to CPU

Which computer memory is used for storing programs and data currently being processed by the CPU? a. Mass memory b. Internal memory c. Non-volatile memory d. PROM

Description : Which computer memory is used for storing programs and data currently being processed by the CPU? a. Mass memory b. Internal memory c. Non-volatile memory d. PROM

Last Answer : b. Internal memory

What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Description : What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Last Answer : b. Expanded

The brain of any computer system is a. ALU b. Memory c. CPU d. Control unit

Description : The brain of any computer system is a. ALU b. Memory c. CPU d. Control unit

Last Answer : c. CPU

Which is an item of storage medium in the form of circular plate? a. Disk b. CPU c. Printer d. ALU

Description : Which is an item of storage medium in the form of circular plate? a. Disk b. CPU c. Printer d. ALU

Last Answer : a. Disk

. An online backing storage system capable of storing larger quantities of data is a. CPU b. Memory c. Mass storage d. Secondary storage

Description : . An online backing storage system capable of storing larger quantities of data is a. CPU b. Memory c. Mass storage d. Secondary storage

Last Answer : c. Mass storage

The use of spooler programs and/or …. Hardware allows personal computer operators to do the processing work at the same time a printing operation is in progress a. Registered mails b. Memory c. CPU d. Buffer

Description : The use of spooler programs and/or …. Hardware allows personal computer operators to do the processing work at the same time a printing operation is in progress a. Registered mails b. Memory c. CPU d. Buffer

Last Answer : d. Buffer

An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Description : An error in computer data is called a. Chip b. Bug c. CPU d. Storage device

Last Answer : b. Bug

The central processing unit (CPU) consists of a. Input, output and processing b. Control unit, primary storage, and secondary storage c. Control unit, arithmetic-logic unit and primary storage d. Control unit, processing, and primary storage

Description : The central processing unit (CPU) consists of a. Input, output and processing b. Control unit, primary storage, and secondary storage c. Control unit, arithmetic-logic unit and primary storage d. Control unit, processing, and primary storage

Last Answer : c. Control unit, arithmetic-logic unit and primary storage