The status that cannot be operated by direct instructions isa) Cy b) Z c) P d) AC

The status that cannot be operated by direct instructions isa) Cy b)  Z c) P d)
AC
by

1 Answer

Answer :

d)
AC
by

Related questions

ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Description : ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Last Answer : b. Instruction set architecture

.In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Description : .In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Last Answer : b) 512

8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Description : 8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Last Answer : a) 00H

The contents of accumulator before CMA instruction is A5H. Its content after instructionexecution isa) A5H b) 5AH

Description : The contents of accumulator before CMA instruction is A5H. Its content after instructionexecution isa) A5H b) 5AH

Last Answer : b) 5AH

In quadrilateral ABCD of the given figure, X and Y are points on diagonal AC such that AX = CY and BXDY ls a parallelogram. -Maths 9th

Description : In quadrilateral ABCD of the given figure, X and Y are points on diagonal AC such that AX = CY and BXDY ls a parallelogram. -Maths 9th

Last Answer : This answer was deleted by our moderators...

In quadrilateral ABCD of the given figure, X and Y are points on diagonal AC such that AX = CY and BXDY ls a parallelogram. -Maths 9th

Description : In quadrilateral ABCD of the given figure, X and Y are points on diagonal AC such that AX = CY and BXDY ls a parallelogram. -Maths 9th

Last Answer : This answer was deleted by our moderators...

Define stack and explain stack related instructions

Description : Define stack and explain stack related instructions

Last Answer : The stack is a group of memory locations in the R/W memory thatis used for the temporary storage of binary information during the execution of the program. The stack related instructions are PUSH & POP

Explain LDA, STA and DAA instructions

Description : Explain LDA, STA and DAA instructions

Last Answer : LDA copies the data byte into accumulator from the memory location specified by the 16-bit address. STA copies the data byte from theaccumulator in the memory location specified by 16-bit address. DAA changes the contents of the accumulator from binary to 4-bit BCD digits.

List the four instructions which control the interrupt structure of the 8085 microprocessor.

Description : List the four instructions which control the interrupt structure of the 8085 microprocessor.

Last Answer : • DI ( Disable Interrupts ) • EI ( Enable Interrupts ) • RIM ( Read Interrupt Masks ) • SIM ( Set Interrupt Masks )

What is the difference between the shift and rotate instructions?

Description : What is the difference between the shift and rotate instructions?

Last Answer : A rotate instruction is a closed loop instruction. That is, the data moved out at one end is put back in at the other end. The shift instruction loses the data that is moved out of the last bit locations.

Explain the purpose of the I/O instructions IN and OUT.

Description : Explain the purpose of the I/O instructions IN and OUT.

Last Answer : The IN instruction is used to move data from an I/O port into the accumulator. The OUT instruction is used to move data from the accumulator to an I/O port. The IN & OUT instructions are used only on microprocessor, which use a separate address space for interfacing.

List out the five categories of the 8085 instructions. Give examples of the instructions for each group.

Description : List out the five categories of the 8085 instructions. Give examples of the instructions for each group.

Last Answer : • Data transfer group – MOV, MVI, LXI. • Arithmetic group – ADD, SUB, INR. • Logical group –ANA, XRA, CMP. • Branch group – JMP, JNZ, CALL. • Stack I/O and Machine control group – PUSH, POP, IN, HLT.

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Description : In 8086 microprocessor one of the following instructions is executed before an arithmeticoperation a. AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

Computer instructions written with the use of English words instead of binary machine code is called a. Mnemonics b. Symbolic code c. Gray codes d. Opcode

Description : Computer instructions written with the use of English words instead of binary machine code is called a. Mnemonics b. Symbolic code c. Gray codes d. Opcode

Last Answer : b. Symbolic code

The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Description : The instructions for starting the computer are house on a. Random access memory b. CD-Rom c. Read only memory chip

Last Answer : c. Read only memory chip

Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

A computer program that translates one program instructions at a time into machine language is called a/an a. Interpreter b. CPU c. Compiler d. Simulator

Description : A computer program that translates one program instructions at a time into machine language is called a/an a. Interpreter b. CPU c. Compiler d. Simulator

Last Answer : a. Interpreter

In latest generation computers, the instructions are executed a. Parallel only b. Sequentially only c. Both sequentially and parallel d. All of above

Description : In latest generation computers, the instructions are executed a. Parallel only b. Sequentially only c. Both sequentially and parallel d. All of above

Last Answer : c. Both sequentially and parallel

The process of starting a or restarting a computer system by loading instructions from a secondary storage device into the computer memory is called a. Duping b. Booting c. Padding d. CPS

Description : The process of starting a or restarting a computer system by loading instructions from a secondary storage device into the computer memory is called a. Duping b. Booting c. Padding d. CPS

Last Answer : b. Booting

A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Description : A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Last Answer : c. Main memory

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

In 8087 coprocessor one of the following instructions is not valid a. FSIN b. FPTAN c. FIDIV d. FSQRT

Description : In 8087 coprocessor one of the following instructions is not valid a. FSIN b. FPTAN c. FIDIV d. FSQRT

Last Answer : a. FSIN

In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Description : In 8086 microprocessor one of the following instructions is executed before an arithmetic operation a) AAM b) AAD c) DAS d) DAA

Last Answer : b) AAD

IDIV and DIV instructions perform the same operations for? a) Unsigned number b) Signed number c) Signed number & Unsigned number d) none of above.

Description : IDIV and DIV instructions perform the same operations for? a) Unsigned number b) Signed number c) Signed number & Unsigned number d) none of above.

Last Answer : b) Signed number

The advantage of memory mapped I/O over I/O mapped I/O is, a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

Description : The advantage of memory mapped I/O over I/O mapped I/O is, a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

Last Answer : d) All the above

Which of the following instructions is not available in 8085 microprocessor?

Description : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

Last Answer : Which of the following instructions is not available in 8085 microprocessor? (A) LDA 3850 (B) XTHL (C) push PSW (D) LDAXH

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Last Answer : c. Bus arbitration

A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : d. Process description

How many bit stored by status register: a. 1 bit b. 4 bit c. 6 bit d. 8 bit

Description : How many bit stored by status register: a. 1 bit b. 4 bit c. 6 bit d. 8 bit

Last Answer : a. 1 bit

The status register is also called the____: a. Condition code register b. Flag register c. A and B d. None of these

Description : The status register is also called the____: a. Condition code register b. Flag register c. A and B d. None of these

Last Answer : c. A and B

Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Description : SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Last Answer : b. Stack pointer

In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low. a) A0, CS, RD & A0, WR, CS. b) CS, WR, A0 & A0, CS, RD c) A0, RD & WR, CS d) CS, RD & A0, CS.

Description : In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low. a) A0, CS, RD & A0, WR, CS. b) CS, WR, A0 & A0, CS, RD c) A0, RD & WR, CS d) CS, RD & A0, CS.

Last Answer : c) A0, RD & WR, CS

A set of information that defines the status of resources allocated to a process isa. Process controlb. ALUc. Register Unitd. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : Process description

The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Description : The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Last Answer : e. all of the above

Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Description : Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Last Answer : a. A device which is not connected to CPU

The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Description : The magnetic storage chip used to provide non-volatile direct access storage of data and that have no moving parts are known as a. Magnetic core memory b. Magnetic tape memory c. Magnetic disk memory d. Magnetic bubble memory

Last Answer : a. Magnetic core memory

Which is considered a direct entry input device? a. Optical scanner b. Mouse and digitizer c. Light pen d. All of the above

Description : Which is considered a direct entry input device? a. Optical scanner b. Mouse and digitizer c. Light pen d. All of the above

Last Answer : d. All of the above

The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Description : The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Last Answer : a. Sequential and random

Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Description : Offline device is a. A device which is not connected to CPU b. A device which is connected to CPU c. A direct access storage device d. An I/O device

Last Answer : a. A device which is not connected to CPU

Magnetic disks are the most popular medium for a. Direct access b. Sequential access c. Both of above d. None of above

Description : Magnetic disks are the most popular medium for a. Direct access b. Sequential access c. Both of above d. None of above

Last Answer : c. Both of above

DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Description : DMA stands for: a. Dynamic memory access b. Data memory access c. Direct memory access d. Both B and C

Last Answer : d. Both B and C

DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Description : DMA stands for: a. Direct memory access b. Direct memory allocation c. Data memory access d. Data memory allocation

Last Answer : a. Direct memory access

What is the size of memory which can be accessed by direct accessing in 8085 microprocessor?

Description : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

Last Answer : What is the size of memory which can be accessed by direct accessing in 8085 microprocessor? A) 64 kB B) 4 kB C) 128 kB D) 128 MB 

For the number A[15:0] = 0110110010001111, A[14:13] is ______ A[3:2]. a. less than b. greater than c. the same as d . cannot be determined

Description : For the number A[15:0] = 0110110010001111, A[14:13] is ______ A[3:2]. a. less than b. greater than c. the same as d . cannot be determined

Last Answer : c. the same as

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

The secondary storage devices can only store data but they cannot perform a. Arithmetic Operation b. Logic operation c. Fetch operations d. Either of the above

Description : The secondary storage devices can only store data but they cannot perform a. Arithmetic Operation b. Logic operation c. Fetch operations d. Either of the above

Last Answer : d. Either of the above

SOD pin can drive a D flip-flop? a) SOD cannot drive any flip-flops. b) SOD cannot drive D flip-flop, but can drive any other flop-flops. c) Yes, SOD can drive D flop-flop. d) No, SOD cannot drive any other flop-flops except D flop-flop

Description : SOD pin can drive a D flip-flop? a) SOD cannot drive any flip-flops. b) SOD cannot drive D flip-flop, but can drive any other flop-flops. c) Yes, SOD can drive D flop-flop. d) No, SOD cannot drive any other flop-flops except D flop-flop

Last Answer : b) SOD cannot drive D flip-flop, but can drive any other flop-flops