In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low. a) A0, CS, RD & A0, WR, CS. b) CS, WR, A0 & A0, CS, RD c) A0, RD & WR, CS d) CS, RD & A0, CS.

In 8279 Status Word, data is read when ________ pins are low, and write to the display RAM with ____________ are low.
a) A0, CS, RD & A0, WR, CS.
b) CS, WR, A0 & A0, CS, RD
c) A0, RD & WR, CS
d) CS, RD & A0, CS.
by

1 Answer

Answer :

c) A0, RD & WR, CS
by

Related questions

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

The 8279 normally provides a maximum of _____ seven segment display interface with CPU. a) 8 b) 16 c) 32 d) 18

Description : The 8279 normally provides a maximum of _____ seven segment display interface with CPU. a) 8 b) 16 c) 32 d) 18

Last Answer : a) 8

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Description : Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Last Answer : c. The bar over WR means that this is an active high signal

In 8279, the keyboard entries are debounced and stored in an _________, that is further accessed by the CPU to read the key codes. a) 8-bit FIFO b) 8-byte FIFO c) 16 byte FIFO d) 16 bit FIFO

Description : In 8279, the keyboard entries are debounced and stored in an _________, that is further accessed by the CPU to read the key codes. a) 8-bit FIFO b) 8-byte FIFO c) 16 byte FIFO d) 16 bit FIFO

Last Answer : b) 8-byte FIFO

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Last Answer : c. Bus arbitration

______ signal is generated by combining RD and WR signals with IO/M.

Description : ______ signal is generated by combining RD and WR signals with IO/M.   (a) Control (b) System (c) Register (d) Memory

Last Answer : Control signal is generated by combining RD and WR signals with IO/M. 

When CS _____ the chip is not selected at all hence D7 to D0 are driven to high impedance state: a. High b. Low c. Medium d. Stand by

Description : When CS _____ the chip is not selected at all hence D7 to D0 are driven to high impedance state: a. High b. Low c. Medium d. Stand by

Last Answer : a. High

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Which of the following memories allows simultaneous read and write operations? a. ROM b. RAM c. EPROM d. None of above

Description : Which of the following memories allows simultaneous read and write operations? a. ROM b. RAM c. EPROM d. None of above

Last Answer : b. RAM

Current SIMMs have either … or … connectors (pins) a. 9 or 32 b. 30 or 70 c. 28 or 72 d. 30 or 72

Description : Current SIMMs have either … or … connectors (pins) a. 9 or 32 b. 30 or 70 c. 28 or 72 d. 30 or 72

Last Answer : d. 30 or 72

State the functions of following pins of 8085 1) SOD 2) HLDA

Description : State the functions of following pins of 8085 1) SOD 2) HLDA

Last Answer : 1) SOD: Serial Output data SOD pin is used to transmit data serially from accumulator to the external devices connected to the pin.  2) HLDA: Microprocessor generates HLDA signal to acknowledge requesting device after HOLD signal.

CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Description : CS stands for: a. Cable select b. Chip select c. Control select d. Cable system

Last Answer : b. Chip select

CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Description : CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : b. Data bus

The silicon chips used for data processing are called a. RAM chips b. ROM chips c. Micro processors d. PROM chips

Description : The silicon chips used for data processing are called a. RAM chips b. ROM chips c. Micro processors d. PROM chips

Last Answer : d. PROM chips

Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing? a. Mouse b. Magnetic disk c. Visual display terminal d. Card punch

Description : Which most popular input device is used today for interactive processing and for the one line entry of data for batch processing? a. Mouse b. Magnetic disk c. Visual display terminal d. Card punch

Last Answer : a. Mouse

The terminal device that functions as a cash register, computer terminal, and OCR reader is the: a. Data collection terminal b. OCR register terminal c. Video Display terminal d. POS terminal

Description : The terminal device that functions as a cash register, computer terminal, and OCR reader is the: a. Data collection terminal b. OCR register terminal c. Video Display terminal d. POS terminal

Last Answer : d. POS terminal

For the most Static RAM the write pulse width should be at least a) 10ns b) 60ns c) 300ns d) 1μs

Description : For the most Static RAM the write pulse width should be at least a) 10ns b) 60ns c) 300ns d) 1μs

Last Answer : b) 60ns

Reading data is performed in magnetic disk by a. Read/write leads b. Sectors c. Track d. Lower surface

Description : Reading data is performed in magnetic disk by a. Read/write leads b. Sectors c. Track d. Lower surface

Last Answer : a. Read/write leads

The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Description : The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Last Answer : b. Write

When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Description : When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Last Answer : b. Output

In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a) 000BH, a high to low transition on pin INT1 b) 001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1

Description : In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a) 000BH, a high to low transition on pin INT1 b) 001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1

Last Answer : a) 000BH, a high to low transition on pin INT1

The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? A) Bus control B) Interrupts C) Bus arbitration D) Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? A) Bus control B) Interrupts C) Bus arbitration D) Status

Last Answer : Answer : C

What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Description : What type of control pins are needed in a microprocessor to regulate traffic on the bus, in order to prevent two devices from trying to use it at the same time? a. Bus control b. Interrupts c. Bus arbitration d. Status

Last Answer : c. Bus arbitration

The status that cannot be operated by direct instructions isa) Cy b) Z c) P d) AC

Description : The status that cannot be operated by direct instructions isa) Cy b) Z c) P d) AC

Last Answer : d) AC

A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : d. Process description

How many bit stored by status register: a. 1 bit b. 4 bit c. 6 bit d. 8 bit

Description : How many bit stored by status register: a. 1 bit b. 4 bit c. 6 bit d. 8 bit

Last Answer : a. 1 bit

The status register is also called the____: a. Condition code register b. Flag register c. A and B d. None of these

Description : The status register is also called the____: a. Condition code register b. Flag register c. A and B d. None of these

Last Answer : c. A and B

Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Description : SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Last Answer : b. Stack pointer

The memory which is programmed at the time it is manufactured a. POM b. RAM c. PROM d. EPROM

Description : The memory which is programmed at the time it is manufactured a. POM b. RAM c. PROM d. EPROM

Last Answer : a. POM

A typical personal computer used for business purposes would have… of RAM. a. 4 KB b. 16 K c. 64 K d. 256 K

Description : A typical personal computer used for business purposes would have… of RAM. a. 4 KB b. 16 K c. 64 K d. 256 K

Last Answer : d. 256 K

Which is the type of memory for information that does not change on your computer? a. RAM b. ROM c. ERAM d. RW / RAM

Description : Which is the type of memory for information that does not change on your computer? a. RAM b. ROM c. ERAM d. RW / RAM

Last Answer : b. ROM

Which term is used to describe RAM? a. Dynamic RAM (DRAM) b. Static RAM (SRAM) c. Video RAM (VRAM) d. All of the above

Description : Which term is used to describe RAM? a. Dynamic RAM (DRAM) b. Static RAM (SRAM) c. Video RAM (VRAM) d. All of the above

Last Answer : d. All of the above

which chips using special external equipment can reprogram a. ROM b. PROM c. SAM d. RAM

Description : which chips using special external equipment can reprogram a. ROM b. PROM c. SAM d. RAM

Last Answer : b. PROM

A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Description : A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Last Answer : c. CAM

Which of the following memories has the shortest access times? a. Cache memory b. Magnetic bubble memory c. Magnetic core memory d. RAM

Description : Which of the following memories has the shortest access times? a. Cache memory b. Magnetic bubble memory c. Magnetic core memory d. RAM

Last Answer : a. Cache memory

The two kinds of main memory are: a. Primary and secondary b. Random and sequential c. ROM and RAM d. All of above

Description : The two kinds of main memory are: a. Primary and secondary b. Random and sequential c. ROM and RAM d. All of above

Last Answer : c. ROM and RAM

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

Which RAM is created using MOS transistors: a. Dynamic RAM b. Static RAM c. Permanent RAM

Description : Which RAM is created using MOS transistors: a. Dynamic RAM b. Static RAM c. Permanent RAM

Last Answer : a. Dynamic RAM

Which type of RAM needs regular referred: a. Dynamic RAM b. Static RAM c. Permanent RAM d. SD RAM

Description : Which type of RAM needs regular referred: a. Dynamic RAM b. Static RAM c. Permanent RAM d. SD RAM

Last Answer : a. Dynamic RAM

The ram which is created using bipolar transistors is called: a. Dynamic RAM b. Static RAM c. Permanent RAM d. DDR RAM

Description : The ram which is created using bipolar transistors is called: a. Dynamic RAM b. Static RAM c. Permanent RAM d. DDR RAM

Last Answer : b. Static RAM

Which of the following instruction perform the move accumulator to external RAM of 16bit address? a) MOV @ DPTR, A b) MOVX @ Ri, A c) MOV A, @ Ri d) MOVX @ DPTR, A

Description : Which of the following instruction perform the move accumulator to external RAM of 16bit address? a) MOV @ DPTR, A b) MOVX @ Ri, A c) MOV A, @ Ri d) MOVX @ DPTR, A

Last Answer : c) MOV A, @ Ri

Which of the following instruction perform as of indirect RAM to accumulator? a) MOV A, Rn b) MOV @Ri, A c) MOV A, @Ri d) MOV Rn, A

Description : Which of the following instruction perform as of indirect RAM to accumulator? a) MOV A, Rn b) MOV @Ri, A c) MOV A, @Ri d) MOV Rn, A

Last Answer : c) MOV A, @Ri

The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

For the most Static RAM the maximum access time is about a) 1ns b) 10ns c) 100ns d) 1μs

Description : For the most Static RAM the maximum access time is about a) 1ns b) 10ns c) 100ns d) 1μs

Last Answer : b) 10ns

ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Description : ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

What is the name of the computer terminal which gives paper printout? a. Display screen b. Soft copy terminal c. Hard copy terminal d. Plotter

Description : What is the name of the computer terminal which gives paper printout? a. Display screen b. Soft copy terminal c. Hard copy terminal d. Plotter

Last Answer : c. Hard copy terminal