Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Which is not the main architectural feature of Power PC: a. It is not based on RISC
b. Superscalar implementation
c. Both 32 & 64 Bit
d. Paged Memory management architecture
by

1 Answer

Answer :

a. It is not based on RISC
by

Related questions

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Description : Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Last Answer : d. A and B

Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Description : Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Last Answer : a. MC 88100

Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088

A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Calculator are based on______ microprocessor: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : Calculator are based on______ microprocessor: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Description : Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Last Answer : c. All of these

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : b. Power PC

How many bit microprocessor developed by Intel: a. 4 bit b. 8 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor developed by Intel: a. 4 bit b. 8 bit c. 32 bit d. 64 bit

Last Answer : b. 8 bit

How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

How many bit of MAR register: a. 8-bit b. 16-bit c. 32-bit d. 64-bit

Description : How many bit of MAR register: a. 8-bit b. 16-bit c. 32-bit d. 64-bit

Last Answer : b. 16-bit

Power PC microprocessor architecture is developed by: a. Apple b. IBM c. Motorola d. All of these

Description : Power PC microprocessor architecture is developed by: a. Apple b. IBM c. Motorola d. All of these

Last Answer : d. All of these

What is the name of the 64-bit Microprocessor developed by AMD? 1) Opteron 2) Risc-9000 3) iMac 4) Athlon

Description : What is the name of the 64-bit Microprocessor developed by AMD? 1) Opteron 2) Risc-9000 3) iMac 4) Athlon

Last Answer : 1) Opteron

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Description : What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Last Answer : D. 32-bit RISC 

Third generation microprocessor is dominated by____ microprocessor: a. 8 bit b. 4 bit c. 16 bit d. 64 bit

Description : Third generation microprocessor is dominated by____ microprocessor: a. 8 bit b. 4 bit c. 16 bit d. 64 bit

Last Answer : c. 16 bit

The beginning of very efficient____ microprocessor in second generation: a. 4-bit b. 8-bit c. 16-bit d. 64-bit

Description : The beginning of very efficient____ microprocessor in second generation: a. 4-bit b. 8-bit c. 16-bit d. 64-bit

Last Answer : b. 8-bit

EBCDIC can code up to how many different characters? a. 256 b. 16 c. 32 d. 64

Description : EBCDIC can code up to how many different characters? a. 256 b. 16 c. 32 d. 64

Last Answer : a. 256

The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Description : The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Last Answer : b. 32

RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Description : RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Last Answer : a. Reduced Instruction set computer

RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Description : RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Last Answer : a. Reduced Instruction Set Computer

SAM stands for: a. Simple architecture machine b. Solved architecture machine c. Both a & b d. None of these

Description : SAM stands for: a. Simple architecture machine b. Solved architecture machine c. Both a & b d. None of these

Last Answer : a. Simple architecture machine

How many architectural paradigms in microprocessor: a. 2 b. 3 c. 4 d. 6

Description : How many architectural paradigms in microprocessor: a. 2 b. 3 c. 4 d. 6

Last Answer : a. 2

PC’s use____ based on this architecture: a. CPU b. ALU c. MU

Description : PC’s use____ based on this architecture: a. CPU b. ALU c. MU

Last Answer : a. CPU

How many bit MC6800 microprocessor: a. 4-bit b. 8-bit c. 16-bit d. 32-bit

Description : How many bit MC6800 microprocessor: a. 4-bit b. 8-bit c. 16-bit d. 32-bit

Last Answer : b. 8-bit

How many bit microprocessor in the era marked beginning of fourth generation: a. 4 bit b. 8 bit c. 16 bit d. 32 bit

Description : How many bit microprocessor in the era marked beginning of fourth generation: a. 4 bit b. 8 bit c. 16 bit d. 32 bit

Last Answer : d. 32 bit

A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Description : A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Last Answer : c. 4 byte

How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Description : How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Last Answer : c. 8 bit

The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

.In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Description : .In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Last Answer : b) 512

In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Description : In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Last Answer : b. Decoder

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

A memory management system has 64 pages with 512 bytes page size. Physical memory consists of 32 page frames. Number of bits required in logical and physical address are respectively: (1) 14 and 15 (2) 14 and 29 (3) 15 and 14 (4) 16 and 32

Description : A memory management system has 64 pages with 512 bytes page size. Physical memory consists of 32 page frames. Number of bits required in logical and physical address are respectively: (1) 14 and 15 (2) 14 and 29 (3) 15 and 14 (4) 16 and 32

Last Answer : (3) 15 and 14

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Because we wish to allow each ASCII code to occupy one location in memory, most memories are _____ addressable. a. BYTE b. NIBBLE c. WORD (16 bits) d. DOUBLEWORD (32 bits)

Description : Because we wish to allow each ASCII code to occupy one location in memory, most memories are _____ addressable. a. BYTE b. NIBBLE c. WORD (16 bits) d. DOUBLEWORD (32 bits)

Last Answer : a. BYTE

A directly accessible appointment calendar is feature of a … resident package a. CPU b. Memory c. Buffer d. ALU

Description : A directly accessible appointment calendar is feature of a … resident package a. CPU b. Memory c. Buffer d. ALU

Last Answer : b. Memory

Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Description : Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Last Answer : Service-oriented architecture

Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Description : Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Last Answer : Service-oriented architecture

Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Description : Which of the following architectural standards is working with cloud computing industry? a) Service-oriented architecture b) Standardized Web services c) Web-application frameworks d) All of the mentioned

Last Answer : Service-oriented architecture

ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Description : ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Last Answer : b. Instruction set architecture

A technique used by codes to convert an analog signal into a digital bit stream is known as a. Pulse code modulation b. Pulse stretcher c. Query processing d. Queue management

Description : A technique used by codes to convert an analog signal into a digital bit stream is known as a. Pulse code modulation b. Pulse stretcher c. Query processing d. Queue management

Last Answer : a. Pulse code modulation

Registers, which are partially visible to users and used to hold conditional, are known as a. PC b. Memory address registers c. General purpose register d. Flags

Description : Registers, which are partially visible to users and used to hold conditional, are known as a. PC b. Memory address registers c. General purpose register d. Flags

Last Answer : c. General purpose register

Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Last Answer : c. Instruction registers