A 32 bit microprocessor has the word length equal to
a. 2 byte
b. 32 byte
c. 4 byte
d. 8 byte

1 Answer

Answer :

c. 4 byte

Related questions

Description : A 32 bit microprocessor has the word length equal to A) 2 byte B) 32 byte C) 4 byte D) 8 byte

Last Answer : Answer : C

Description : A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Last Answer : 4 byte

Description : A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Last Answer : c. 4 byte

Description : How many bit microprocessor developed by Intel: a. 4 bit b. 8 bit c. 32 bit d. 64 bit

Last Answer : b. 8 bit

Description : How many bit MC6800 microprocessor: a. 4-bit b. 8-bit c. 16-bit d. 32-bit

Last Answer : b. 8-bit

Description : How many bit microprocessor in the era marked beginning of fourth generation: a. 4 bit b. 8 bit c. 16 bit d. 32 bit

Last Answer : d. 32 bit

Description : How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Last Answer : c. 8 bit

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

Description : Calculator are based on______ microprocessor: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

Description : How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

Description : ____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Last Answer : d) none

Description : The original ASCII code used…bits of each byte, reserving that last bit for error checking a. 5 b. 6 c. 7 d. 8

Last Answer : c. 7

Description : SP of 8051 is of ___ wide and it is loaded with the default value of ___ after reset. a) 2 byte, 08H b) 8 bit, 07H c) 1 byte, 09H d) 8 bit, 06H

Last Answer : d) 8 bit, 06H

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

Description : The 8051 microcontroller is of ___pin package as a ______ processor. a) 30, 1byte b) 20, 1 byte c) 40, 8 bit

Last Answer : c) 40, 8 bit

Description : In 8279, the keyboard entries are debounced and stored in an _________, that is further accessed by the CPU to read the key codes. a) 8-bit FIFO b) 8-byte FIFO c) 16 byte FIFO d) 16 bit FIFO

Last Answer : b) 8-byte FIFO

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

Description : ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

Description : The 8051 microcontroller is of ___pin package as a ______ processor. a) 30, 1byte b) 20, 1 byte c) 40, 8 bit d) 40, 8 byte

Last Answer : c) 40, 8 bit

Description : Because we wish to allow each ASCII code to occupy one location in memory, most memories are _____ addressable. a. BYTE b. NIBBLE c. WORD (16 bits) d. DOUBLEWORD (32 bits)

Last Answer : a. BYTE

Last Answer : A 32 bit microprocessor has the word length equal to 4 bytes.

Description : Third generation microprocessor is dominated by____ microprocessor: a. 8 bit b. 4 bit c. 16 bit d. 64 bit

Last Answer : c. 16 bit

Description : The beginning of very efficient____ microprocessor in second generation: a. 4-bit b. 8-bit c. 16-bit d. 64-bit

Last Answer : b. 8-bit

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A byte consists of a. One bit b. Four bits c. Eight bits d. Sixteen bits

Last Answer : c. Eight bits

Description :  In a 16-bit microprocessor, a single word is A) 16 bit data B) 32 bit data C) 8 bit data D) 64 bit data 

Last Answer :  In a 16-bit microprocessor, a single word is 16 bit data

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Description : The number of characters that can be stored in given physical space is a. Word length b. Byte c. Data density d. Field

Last Answer : c. Data density

Description : List the 16 – bit registers of 8085 microprocessor.

Last Answer : Stack pointer (SP) and Program counter (PC).

Description : Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Last Answer : d. All of these

Description : The evolution of the 4 bit microprocessor ended when Intel released in: a. 4004 b. 8008 c. 40964 d. 4040

Last Answer : d. 4040

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Description : bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Last Answer : d) Motorala MC-6801

Description : Write an algorithm to subtract two 16 bit numbers (With borrow) in 8086 microprocessor.

Last Answer : Algorithm for 16 bit numbers subtraction with borrow: 1. Load 0000H into CX register (for borrow) 2. Load the first number into AX(accumulator) 3. Load the second number into BX register 4. Subtract ... . Move data from AX(accumulator) to memory 8. Move data from CX register to memory 9. Stop

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

Description : How many bit of MAR register: a. 8-bit b. 16-bit c. 32-bit d. 64-bit

Last Answer : b. 16-bit

Description : A collection of 8 bits is called a. byte b. word c. record

Last Answer : a. byte

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Description : Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Last Answer : a. MC 88100

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Description : Consider a 32 - bit microprocessor, with a 16 - bit external data bus, driven by an 8 MHz input clock. Assume that the microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What ... (A) 8x106 bytes/sec (B) 4x106 bytes/sec (C) 16x106 bytes/sec (D) 4x109 bytes/sec 

Last Answer : (B) 4x106 bytes/sec

Description : Each station on an Ethernet network has a unique _______ address imprinted onits network interface card (NIC). A) 5-byte B) 32-bit C) 48-bit D) none of the above

Last Answer : 48-b

Description : Which is the microprocessor launched by Zilog: a. Z-2 b. Z-4 c. Z-6 d. Z-8

Last Answer : d. Z-8

Description : Which is the microprocessor launched by Rockwell international: a. RPS-4 b. RPS-6 c. RPS-8 d. All of these

Last Answer : c. RPS-8