RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

RISC stands for:
a. Reduced Instruction set computer
b. Reduced Instruct set compare
c. Reduced instruction stands computer
d. All of these
107. DEC stands for:
by

1 Answer

Answer :

a. Reduced Instruction set computer
by

Related questions

RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Description : RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Last Answer : a. Reduced Instruction Set Computer

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Description : CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Last Answer : a. Complex instruction set computer

ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Description : ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Last Answer : b. Instruction set architecture

RISC stands for________ A. Reverse Instruction Set Computer B. Reverse Information Set Computer C. Reduced Information Set Computer D. Reduced Instruction Set Computer

Description : RISC stands for________ A. Reverse Instruction Set Computer B. Reverse Information Set Computer C. Reduced Information Set Computer D. Reduced Instruction Set Computer

Last Answer : D. Reduced Instruction Set Computer

Which of the following instruction is wrong a) INC DPTR b) MOV @DPTR, A c) MOV A, @A+DPTR d) DEC DPTR

Description : Which of the following instruction is wrong a) INC DPTR b) MOV @DPTR, A c) MOV A, @A+DPTR d) DEC DPTR

Last Answer : d) DEC DPTR

CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Description : CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Last Answer : c. Complex Instruction Set Computer

ARM stands for _________ A. Advanced RISC Machine B. Advanced RISC Methodology C. Advanced Reduced Machine D. Advanced Reduced Methodology

Description : ARM stands for _________ A. Advanced RISC Machine B. Advanced RISC Methodology C. Advanced Reduced Machine D. Advanced Reduced Methodology

Last Answer : A. Advanced RISC Machine 

What instruction performs Compare immediate to indirect and jump if not equal. a) CJNE A, #data, rel b) CJNE Rn, #data, rel c) CJNE @ Ri, #data, rel d) CJNE A, data, rel

Description : What instruction performs Compare immediate to indirect and jump if not equal. a) CJNE A, #data, rel b) CJNE Rn, #data, rel c) CJNE @ Ri, #data, rel d) CJNE A, data, rel

Last Answer : b) CJNE Rn, #data, rel

Which of the following is of compare instruction in 8087? a) FTST b) FPREM c) FPATAN d) FLDI

Description : Which of the following is of compare instruction in 8087? a) FTST b) FPREM c) FPATAN d) FLDI

Last Answer : a) FTST

IR stands for: a. Intel register b. In counter register c. Index register d. Instruction register

Description : IR stands for: a. Intel register b. In counter register c. Index register d. Instruction register

Last Answer : d. Instruction register

CAD stands for: a. Computer aided drafting b. Compare aided drafting c. Both A and B d. None of these

Description : CAD stands for: a. Computer aided drafting b. Compare aided drafting c. Both A and B d. None of these

Last Answer : a. Computer aided drafting

In microcontroller and LCD interface which line will instruct the LCD that microcontroller is sending data? a) DB0 b) RW c) EN d) RS

Description : In microcontroller and LCD interface which line will instruct the LCD that microcontroller is sending data? a) DB0 b) RW c) EN d) RS

Last Answer : d) RS

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Description : In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Last Answer : a. RISC

The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Description : The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Last Answer : A. Simple and lesser in number 

Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Description : Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Last Answer : d. A and B

Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Description : Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Last Answer : a. MC 88100

Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Description : Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Last Answer : c. All of these

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : b. Power PC

Alpha AXP is developed by: a. DEC b. IBM c. Motorola d. Intel

Description : Alpha AXP is developed by: a. DEC b. IBM c. Motorola d. Intel

Last Answer : a. DEC

How many operations are there in the instruction set of 8085 microprocessor?

Description : How many operations are there in the instruction set of 8085 microprocessor?

Last Answer : There are 74 operations in the 8085 microprocessor.

8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Description : 8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Last Answer : a) 00H

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Description : Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Last Answer : JB P1.0, bit

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Some system architects do not find RISC instruction repertoire to be cost-effective because it

Description : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of microcode ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Last Answer : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Description : a computer which CPU speed around 100 million instruction per second and with the word length of around 64 bits is known as a. Super computer b. Mini computer c. Micro computer d. Macro computer

Last Answer : a. Super computer

Instruction in computer languages consists of a. OPCODE b. OPERAND c. Both of above d. None of above

Description : Instruction in computer languages consists of a. OPCODE b. OPERAND c. Both of above d. None of above

Last Answer : c. Both of above

Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Description : Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Last Answer : c. A and B

How many parts of single address computer instruction : a. 1 b. 2 c. 3 d. 4

Description : How many parts of single address computer instruction : a. 1 b. 2 c. 3 d. 4

Last Answer : b. 2

How many bit of instruction on our simple computer consist of one____: a. 2-bit b. 6-bit c. 12-bit d. None of these

Description : How many bit of instruction on our simple computer consist of one____: a. 2-bit b. 6-bit c. 12-bit d. None of these

Last Answer : c. 12-bit

How does the microprocessor differentiate between data and instruction

Description : How does the microprocessor differentiate between data and instruction

Last Answer : When the first m/c code of an instruction is fetched and decoded in the instruction register, the microprocessor recognizes the number of bytes required to fetch the entire ... will be considered as data & the byte after the data will be treated as the next instruction.

Why do we use XRA A instruction

Description : Why do we use XRA A instruction

Last Answer : The XRA A instruction is used to clear the contents of the Accumulator and store the value 00H.

Explain the different instruction formats with examples

Description : Explain the different instruction formats with examples

Last Answer : The instruction set is grouped into the following formats • One byte instruction MOV C,A • Two byte instruction MVI A,39H • Three byte instruction JMP 2345H

Mention the categories of instruction and give two examples for each category

Description : Mention the categories of instruction and give two examples for each category

Last Answer : The instructions of 8085 can be categorized into the following five • Data transfer MOV Rd,Rs STA 16-bit • Arithmetic ADD R DCR M • Logical XRI 8-bit RAR • Branching JNZ CALL 16-bit • Machine control HLT NOP

What is an instruction?

Description : What is an instruction?

Last Answer : An instruction is a binary pattern entered through an input device to command the microprocessor to perform that specific function

Define instruction cycle, machine cycle and T-state

Description : Define instruction cycle, machine cycle and T-state

Last Answer : Instruction cycle is defined, as the time required completing theexecution of an instruction. Machine cycle is defined as the time required completing one operation of accessing memory, I/O or ... request. Tcycle is defined as one subdivision of the operation performed in one clock period

Explain the difference between a JMP instruction and CALL instruction.

Description : Explain the difference between a JMP instruction and CALL instruction.

Last Answer : A JMP instruction permanently changes the program counter. A CALL instruction leaves information on the stack so that the original program execution sequence can be resumed.

How many speed of 8088,8085,8086 microprocessor: a. 2.5 Million instruction per second b. 1.5 Million instruction per second c. 3.5 Million instruction per second d. 1.6 Million instruction per second

Description : How many speed of 8088,8085,8086 microprocessor: a. 2.5 Million instruction per second b. 1.5 Million instruction per second c. 3.5 Million instruction per second d. 1.6 Million instruction per second

Last Answer : a. 2.5 Million instruction per second

Which is most commonly measured in terms of MIPS previously million instruction per second: a. Microprocessor b. Performance of a microprocessor c. Assembly line d. None of thes

Description : Which is most commonly measured in terms of MIPS previously million instruction per second: a. Microprocessor b. Performance of a microprocessor c. Assembly line d. None of thes

Last Answer : b. Performance of a microprocessor

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software r

Description : Interrupts which are initiated by an instruction are a. internal b. external c. hardware d. software

Last Answer : b. external

When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack